VS-500A Voltage Controlled Saw Oscillator

Similar documents
VCO-600A Voltage Controlled Saw Oscillator

VX-805 Voltage Controlled Crystal Oscillator

J-Type Voltage Controlled Crystal Oscillator

VS-751 VS-751. Dual Frequency VCSO. Description. Features. Applications. Block Diagram. Vcc COutput Output SAW 1 SAW 2. Vc FS Gnd

VVC1 VVC2 Voltage Controlled Crystal Oscillator

VCC6-L/V 2.5 or 3.3 volt LVDS Oscillator

VVC4 Voltage Controlled Crystal Oscillator

VS-708 Single Frequency VCSO

VX-705 Voltage Controlled Crystal Oscillator

Description. Block Diagrams. Figure 1b. Crystal-Based Multiplier w/saw

Description. Block Diagram. Complementary Output. Output. Crystal. Oscillator E/D

VS-800 Ultra-Low Jitter High Frequency VCSO

VV-701 Voltage Controlled Crystal Oscillator Previous Vectron Model VVC1/VVC2

VTC2 Series Voltage Controlled Temperature Compensated Crystal Oscillator

VTC4 series Voltage Controlled Temperature Compensated Crystal Oscillator

VX-703 Data Sheet VX-703. Voltage Controlled Crystal Oscillator Previous Vectron Model V-Type. Description. Features. Applications.

Description. Block Diagram LD (10) VMON (5) Phase Detector & LD (9) FIN 4 CFOUT 1 GND (3, 7, 11, 12) Figure 1. Functional block diagram

VCC6-Q/R Series 2.5 and 3.3 volt LVPECL Crystal Oscillator

VT-800 Temperature Compensated Crystal Oscillator Previous Vectron Model VTC4

VX-503 Voltage Controlled Crystal Oscillator

FX-700 Low Jitter Frequency Translator

VT-701 Temperature Compensated Crystal Oscillator Previous Vectron Model VTC2

VT-501 Temperature Compensated Crystal Oscillator Previous Vectron Model VTD3

VCC4 series 1.8, 2.5, 3.3, 5.0 volt CMOS Oscillator

VT-860 Temperature Compensated Crystal Oscillator

VCC4 series 1.8, 2.5, 3.3, 5.0 volt CMOS Oscillator

VC-827 Differential (LVPECL, LVDS) Crystal Oscillator

VT-841 VT-841. Temperature Compensated Crystal Oscillator. Description. Applications. Features. Block Diagram. Output V DD.

VCC M CMOS Crystal Oscillator

VT-840 VT-840. Temperature Compensated Crystal Oscillator, Voltage Controlled Temperature Compensated Crystal Oscillator.

VSS4 series 3.3 Volt Spread Spectrum CMOS Oscillator

VC-820 CMOS Crystal Oscillator

VC-711 Differential (LVPECL, LVDS) Crystal Oscillator

V-Type Voltage Controlled Crystal Oscillator (VCXO)

Block Diagram. COutput Output XTAL HPLL. Vc OE Gnd. Figure 1 - Block Diagram

Description. Block Diagram. Complementary Output. Output. Crystal. Oscillator. E/D or NC

VC-801 CMOS Crystal Oscillator Previous Vectron Model VCC4

VT-802 VT-802. Temperature Compensated Crystal Oscillator. Description

VC-708 VC-708. LVPECL, LVDS Crystal Oscillator Data Sheet Ultra Low Phase Noise. Description

VC-827 Differential (LVPECL, LVDS) Crystal Oscillator

VCA1 series 3.3, 5.0 volt CMOS Oscillator

VCC1 VCC1. CMOS Crystal Oscillator. Description. Features. Applications. Block Diagram. Output V DD GND E/D. Crystal. Oscillator

SONET / SDH. Block Diagram. COutput Output XTAL HPLL. OE or NC. Figure 1 - Block Diagram

FX-101 Frequency Translator

Solder Dip Options T = Standard S = Sn60Pb40 G=SAC305. Package 86 =Leaded 80 = Formed Leads 85=SMT. VCXO model

PS-701 SAW Oscillator

VS-507 Voltage Controlled SAW Oscillator

Solder Dip Options T = Standard S = Sn60Pb40 G=SAC305. Package 86 =Leaded 80 = Formed Leads 85=SMT

VS-504 Dual Frequency VCSO High Frequency

MX-600 Microprocessor Controlled Crystal Oscillator High Precision

PX-421 Crystal Oscillator

MX-503 Microprocessor Controlled Crystal Oscillator High Precision

Dynamic Engineers Inc.

TX-707 Low g-sensitivity Temperature Compensated Crystal Oscillator

CMOS/LVCMOS HF VCXO AE-X32BXX-X Series

HIGH FREQUENCY, LOW JITTER CLOCK OSCILLATOR

TX-500 Temperature Compensated Crystal Oscillator

Performance Specifications

VX-500 Voltage Controlled Crystal Oscillator

VS-701 High Shock Discrete Voltage Controlled SAW Oscillator

PX-422 Hybrid TTL Clock Oscillator

Description. Block Diagram OPOUT (1) OPN (2) OPP (15)

Logic & Supply Voltage: HC = HCMOS +5V L = LVHCMOS +3.3V P = LVPECL +3.3V

Synchronized Crystal Oscillator, General Requirements. AH-ASCMXXXG-X Series PATENT PENDING

XCO FAST TURNAROUND CLOCK OSCILLATOR HIGH FREQUENCY, LOW JITTER CLOCK OSCILLATOR FEATURES + DESCRIPTION SELECTOR GUIDE LVCMOS LVDS LVPECL

Logic & Supply Voltage: HC = HCMOS +5V L = LVHCMOS +3.3V P = LVPECL +3.3V

ICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET

VX-701 Voltage Controlled Crystal Oscillator

VX-706 Voltage Controlled Crystal Oscillator

TX-801 Temperature Compensated Crystal Oscillator

MD-261 MD-261. Features. Applications. Block Diagram. GNSS (GPS and GLONASS) Disciplined Oscillator Module

OX-175 Ultra Low Noise Oven Controlled Crystal Oscillator

Performance Specifications. Parameter Min Typ Max Units Condition. ppm ppm ppm ppm ppm ppm ppm ppm ppm ppm ppm ppm ppm ppm ppm ppm ppm

CARDINAL COMPONENTS, INC. The Cardinal Cappuccino Crystal Oscillator CMOS TCXO 10MHz - 250MHz

Q-TECH CORPORATION khz QT381 AND QT386 SERIES ULTRA-LOW CURRENT, HIGH-TEMPERATURE REAL TIME CLOCK OSCILLATORS 2.5Vdc and 3.3Vdc - 32.

STRATUM 3E High Stability Oven Stabilized Oscillator OH300 Series OCXO / VCOCXO

DS4-XO Series Crystal Oscillators DS4125 DS4776

VX-505 Voltage Controlled Crystal Oscillator Extended Temperature

Model 356P/L Advanced PLL LVPECL or LVDS VCXO

Preliminary. 2.0 FREQUENCY CHARACTERISTICS Line Parameter Test Condition Value Unit 2.1 Frequency 8 to 1500 MHz 2.2 Operating Temperature Range

P113SD Series 2.5 V CMOS Clock Oscillators

PX-570 High Temperature Crystal Oscillator

Packaging Outline. 7mm. FN A = Product Family. Frequency Stability *AA = ±20 ppm (-10 to +70 C) *A = ±25 ppm (-10 to +70 C)

Vectron International Filter specification TFS180L 1/5

DISCONTINUED. SM77H Series 5.0V CMOS Clock Oscillators

S1903 and S1950 Series

TRU050 Complete VCXO based Phase-Locked Loop

Block Diagram. Figure 1. Functional Block Diagram

LV77D Series 3.3 V LVDS Clock Oscillators

Programmable Low-Jitter Precision HCSL Oscillator

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

TX-705 Temperature Compensated Crystal Oscillator

Programmable Low-Jitter Precision LVDS Oscillator

Low-Jitter Precision LVDS Oscillator

LV55D Series 3.3 V LVDS Clock Oscillators February 2016

DSC2011. Low-Jitter Configurable Dual CMOS Oscillator. General Description. Features. Block Diagram. Applications

PCI-EXPRESS CLOCK SOURCE. Features

QT93W and QT93P SERIES HIGH-RELIABILITY LVPECL OR LVDS MINIATURE CLOCK OSCILLATORS 2.5 to 3.3Vdc - 40MHz to 250MHz Description

GSV3 series 1.8, 2.5, 3.3 volt CMOS Oscillator

Logic & Supply Voltage: L = LVHCMOS +3.3V at 15pF N=LVHCMOS +2.5V at 15pF R = LVHCMOS +1.8V at 15pF

Transcription:

Product Data Sheet VS-500A Voltage Controlled Saw Oscillator Features Output Frequencies from 155 MHz to 800 MHz Low Jitter < 1 ps rms in the 12kHz to 20MHz range < 1ps rms jitter in 50kHz to 80MHz range 3.3V (see VS-500) or 5.0V operation Ideal for clock smoothing, frequency translation, clock and data retiming applications 10K ECL, PECL logic levels with fast transition times Complementary outputs Low profile, surface mount package Output disable feature Applications 2.5, 10 Gbit/s FEC and standard SONET/SDH Clock Smoothing and Frequency Translation 10 Gigabit Ethernet Clock Smoothing Frequency Translation Description The VS-500A is a SAW based voltage controlled oscillator that operates at the fundamental frequency of the internal SAW filter. This resonator is a high-q quartz device that enables the circuit to achieve low phase jitter performance over a wide operating temperature range. The oscillator is housed in a hermetically sealed J-lead surface mount package offered on tape and reel. It has an output disable to facilitate on-board testing.

Pin Information Table 1. Pin Function Pin Symbol Function 1 VC VCSO Control Voltage 2 OD Output Disable 3 GND Case and electrical ground 4 Output VCSO Output 5 COutput VCSO Complimentary Output 6 VCC Power Supply Voltage (5.0 V ±10%) 1. By setting OD low, the outputs are disabled and OUT is held high while Complementary OUT is held low. The threshold for Output Disable is 1.4V above pin 3. Output Disable should not be driven above mid supply and during normal operation, should be left floating (use with an open collector or 3-State gate for interfacing with standard logic). Performance Characteristics Table 2. Electrical Performance @ 25 C Parameter Symbol Minimum Typical Maximum Units Center Frequency, see ordering information FN 155 800 MHz Operating Temperature TOP -40 25 +85 C Supply Current (no load) I CC 55 70 ma Supply Voltage V CC 4.5 5 5.5 V Absolute Pull Range over -40 to 85 C APR ±50 - - ppm (Vc= 0.5 to 4.5) Positive Gain Transfer @ 155.52MHz KV - 350 - ppm/v (Frequency vs Control voltage) Positive Gain Transfer @ 622.080MHz KV - 200 - ppm/v (Frequency vs Control voltage) Linearity Lin ±3 % Frequency Stability, -40 to 85 wrt 25 C FSTAB ±150 ppm Output Level Low 1 VOL V CC -1.95 - V CC -1.63 V Output Level High 1 VOH V CC -0.98 - V CC -0.75 V Output Rise Time 2 t R 250 400 ps Output Fall Time 2 t F 250 400 ps Jitter @ 155.520 MHz, 12 KHz to 20 MHz 0.439 ps, rms Jitter @ 622.080 MHz, 12 KHz to 20 MHz 0.276 ps, rms Jitter @ 622.080 MHz, 50 KHz to 80 MHz 0.293 ps, rms Spurious Suppression -50-60 db Data Symmetry SYM 45 49/51 55 % Control Voltage Input Impedance Zc 8 10 12 KΩ Control Voltage Modulation Bandwidth BW - 500 - khz Output Current Iout - - 20 ma 1. Output Levels are standard 10K ECL and are fully 100K ECL compatible. 2. Transition times are measured from 20% to 80% of a full 10K ECL level swing. Table 3. Typical Single Side-Band Phase Noise (dbc/hz) Offset from Carrier 100 Hz 1kHz 10kHz 100kHz VS-500A 622.080-62 -85-109 -127 2

+5.0V.01uF +5.0V +5.0V (From PLL) Vc 1 OD 2 Gnd 3 6 5 4 Vcc COutput Output.1uF 120 120 (AC Coupling) 82 82 +5.0V.01uF.1uF (From PLL) Vc OD Gnd 1 6 2 5 3 4 Vcc COutput Output (AC Coupling) 330 330 Note 2: To diasble output, connect Output Disable to ground. To enable output, leave pin 2 floating or open. Figure 1 PECL Operation 3

(From PLL) 0.1uF Vc 1 OD 2 Gnd 3 6 5 4 Vcc COutput Output 120 120 (AC Coupling).01uF 80 80 (From PLL) 0.1uF Vc OD Gnd 1 6 2 5 3 4 Vcc COutput Output (AC Coupling).01uF 330 330 Note1: Conductive lid will be @ -5V for ECL configuration Note 2: To diasble output, connect Output Disable to 5V. To enable output, leave pin 2 floating or open. Figure 2. ECL Operation 4

Absolute Maximum Ratings Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied at these or any other conditions in excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may adversely affect device reliability. Table 4. Absolute Maximum Ratings Parameter Symbol Ratings Unit Power Supply VCC 0 to 8 V Output Current 1 Iout 20 ma Output Current 2 Iout 50 ma Voltage Control Range 1 VC 0 to VCC V Voltage Control Range 2 VC -0.5 to VCC+0.5 V Storage Temperature TS -55 to 125 C Soldering Temp./Time TLS 220/10 C/Seconds 1 Limts beyond which performance can not be guaranteed. 2 Limits beyond which device life may be impaired. Qualification Conformance The VS-500A family passes the following Mil-Std qualification. Table 5. Environmental Compliance Parameter Conditions Mechanical Shock MIL-STD-883, Method 2002 Mechanical Vibration MIL-STD-883, Method 2007 Solderability MIL-STD-883, Method 2003 Gross and Fine Leak MIL-STD-883, Method 1014 Resistance to Solvents MIL-STD-883, Method 2016 5

Handling Precautions Although ESD protection circuitry has been designed into the the VS-500A proper precautions should be taken when handling and mounting. VI employs a human body model and a charged-device model (CDM) for ESD susceptibility testing and design protection evaluation. ESD thresholds are dependent on the circuit parameters used to define the model. Although no industry wide standard has been adopted for the CDM, a standard HBM of resistance = 1.5Kohms and capacitance = 100pF is widely used and therefore can be used for comparison purposes. Table 6. ESD Ratings Model Human Body Model Charged Device Model Minimum 1500V 1000V TEMPERATURE( C) TIME(s) Figure 5. Suggested IR profile VI qualification includes aging at various extreme temperatures, shock and vibration, temperature cycling and IR reflow simulation. The conditions a device can withstand are well understood and devices can be subjected to the profile in figure 5. This profile shows a ramp up condition to prevent thermal shock, a preheat period in which the flux is activated, a ramp up to 183 C which is the reflow temperature of Sn/Pb eutectic and a gradual cool down. The time above 183 C should not exceed 60 seconds and the peak temperature should be no more than 220 C for 10 seconds. The VS-500A s are 100% screened for hermiticity so an aqueous wash is not an issue. 6

Figure 6. Outline Diagram Dimensions are in inches and (millimeters) 0.118 (3.00) 0.200 (5.08) 0.100 (2.54) 0.050 (1.27) 0.346 (8.80) Figure 7. Suggested Pad Layout

F J D C G A B L I E H K Figure 8. Tape Reel Drawing Table 7. Tape and Reel Dimensions (mm) Tape Dimensions Reel Dimensions # Per Reel Product A B C D E F G H I J K L VS-500A 24 11.5 1.5 4 12 1.78 21 13 100 5 25 330 200 Ordering Information Table 8. Available Frequencies (MHz) 155.520 156.250 161.1328 166.6286 177.7371 311.040 622.080 624.7048 625. 000 627.3296 644.5313 666.5143 669.1281 669.3265 690.5692 719.7344 759.410 765.5906 767.250 777.600 Other frequencies available upon request For additional information please contact: USA: Vectron International 267 Lowell Road, Hudson, NH 03051.... Tel: 1-88-VECTRON-1 Fax: 1-888-FAX-VECTRON EUROPE:... Tel: 49 (0) 3328 4784 17 Ô Fax: 49 (0) 3328 4784 30 www.vectron.com ASIA:... Tel: +86 21 28909740 / 41 / 42 Ô Fax: +86 21 28909240 / 2890999 I 8 Vectron International reserves the right to make changes to the product(s) and/or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information. 2001, Vectron International Printed in USA 2/02