ECSE 6300 IC Fabrication Laboratory Lecture 10 Device Characterization. Die Image

Similar documents
ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

NAME: Last First Signature

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

Solid State Device Fundamentals

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Three Terminal Devices

Field Effect Transistor (FET) FET 1-1

ECE 340 Lecture 40 : MOSFET I

Department of Electrical Engineering IIT Madras

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

Chapter 1. Introduction

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/05

Lecture 4. MOS transistor theory

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

MOS Capacitance and Introduction to MOSFETs

UNIT 3: FIELD EFFECT TRANSISTORS

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Solid State Devices- Part- II. Module- IV

Laboratory #5 BJT Basics and MOSFET Basics

Sub-Threshold Region Behavior of Long Channel MOSFET

Field Effect Transistors

MOSFET & IC Basics - GATE Problems (Part - I)

IFB270 Advanced Electronic Circuits

Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform Oxide Thicknesses for Sub-Threshold Leakage Current Reduction

MOSFET short channel effects

4.5 Biasing in MOS Amplifier Circuits

Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

LECTURE 14. (Guest Lecturer: Prof. Tsu-Jae King) Last Lecture: Today:

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

problem grade total

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

INTRODUCTION TO MOS TECHNOLOGY

INTRODUCTION: Basic operating principle of a MOSFET:

The Design and Realization of Basic nmos Digital Devices

Supporting Information

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

EE 410: Integrated Circuit Fabrication Laboratory

55:041 Electronic Circuits

Chapter 6: Field-Effect Transistors

Semiconductor Physics and Devices

BJT Amplifier. Superposition principle (linear amplifier)

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

4.1 Device Structure and Physical Operation

6.012 Microelectronic Devices and Circuits

Field - Effect Transistor

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

Field Effect Transistors (npn)

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

8. Characteristics of Field Effect Transistor (MOSFET)

Lecture 14. Field Effect Transistor (FET) Sunday 26/11/2017 FET 1-1

ELEC 350L Electronics I Laboratory Fall 2012

Field Effect Transistors (FET s) University of Connecticut 136

Prof. Paolo Colantonio a.a

55:041 Electronic Circuits

Chapter 5: Field Effect Transistors

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

Lecture 17. Field Effect Transistor (FET) FET 1-1

Session 10: Solid State Physics MOSFET

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

High Voltage Normally-off GaN MOSC- HEMTs on Silicon Substrates for Power Switching Applications

Introduction to the Long Channel MOSFET. Dr. Lynn Fuller

Field-Effect Transistor

Field Effect Transistors

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

FUNDAMENTALS OF MODERN VLSI DEVICES

THE METAL-SEMICONDUCTOR CONTACT

University of Pittsburgh

Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors

Introduction to VLSI ASIC Design and Technology

Fabrication and Characterization of Pseudo-MOSFETs

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

EE410 Test Structures & Testing

Today's Goals. Finish MOS transistor Finish NMOS logic Start CMOS logic

FET. FET (field-effect transistor) JFET. Prepared by Engr. JP Timola Reference: Electronic Devices by Floyd

VLSI Design I. The MOSFET model Wow!

Unit III FET and its Applications. 2 Marks Questions and Answers

Transistor Characterization

UNIT 3 Transistors JFET

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE

Contents. 1.1 Brief of Power Device Design Current Status of Power Semiconductor Devices Power MOSFETs... 3

ECE 440 Lecture 39 : MOSFET-II

Laboratory #9 MOSFET Biasing and Current Mirror

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

EXPERIMENTAL AND THEORETICAL PROOFS FOR THE JUNCTION FIELD EFFECT TRANSISTOR WORK REGIME OF THE PSEUDO-MOS TRANSISTOR

Design cycle for MEMS

Transcription:

ECSE 6300 IC Fabrication Laboratory Lecture 10 Device Characterization Prof. Bldg. CII, Rooms 6229 Rensselaer Polytechnic Institute Troy, NY 12180 Tel. (518)276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse 6300/index.html 10-1 Die Image = Rectangular FETs = Circular Geometry FETs = Capacitors = Resistance Macros = Alignment and CD Structures Test Structures: C=Capacitors R=Resistors VdP=Van de Pauw structures K=Kelvin TLM=Transmission Line Structures n + -Cap p-cap Cross Section ILD-Cap Al Contact ILD Oxide Field Oxide Source Gate Drain Gate Source Silicon Rectangular MOSFETs: W/L(µm) = 20/2, 40/4,100/10, 400/40, 600/60, 800/80,1000/100 Circular MOSFETs: L = 6, 10, 40, 60, 80, 100 µm 10-2

N Channel MOSFET Structures Source Gate Drain Poly Si Gate Oxide ILD n+ Channel n+ P Substrate SEM Cross-Section 10-3 MOSFET Characteristics Source Gate Drain (n-mosfet) ILD Poly Si n+ Channel n+ P Substrate C-V GS At I -V GS 10-4

MOSFET Characteristics Ideal MOSFET with Gradual Channel Approximation: I -V ln At low drain voltages (linear region): W I nscox ( VGS VT ) V L 2 At pinch off and beyond (saturation region): Current Source I W nsc 2L ox ( V GS V T 2 ) 10-5 MOSFET Characteristics Channel length modulation (after channel pinch off): 2 S L V V, sat qn A Channel length modulation parameter : 10-6

Basic Test Equipment Training Students need to know how to operate Wafer probing station (Never touch a wafer with bare hands!!) HP 4192 LCR Meter Keithley 4200 SCS Semiconductor Characterization, or System Sony/Tektronix 370A curve tracer, or HP 4145/4155 Parametric Analyzer 10-7 Probe Station & e Testing Karl Suss Probe Station Keithley 4200 SCS 10-8

e Testing using Probe Station Circular 60μm MOSFET Linear 2μm MOSFET Linear 40 μm MOSFET Sheet resistance testing Contact Resistance Van Der Pauw Technique Kelvin Contact Resistance Transmission Line structure 10-9 Keithley 4200 SCS Semiconductor Characterization System I V (sat) V GS I V GS V V T 10-10

HP 4192 LCR Meter 10-11 Basic TEG Testing Determine the sheet resistance, R S, of n+ source by measuring Van de Pauw structures Measure specific contact resistance, R c, of Kelvin or transmission line structures to determine the adequacy of metal contacts to n+ source/drain regions Measure C V on MOS capacitors or FETs to determine oxide thickness, t ox, and flatband, V FB, and/or threshold voltage, V T 10-12

Basic MOSFET Testing Check for Gate to Source/Drain shorts Determine threshold voltage, V T Gate voltage at which I = 0 and V = 0.1V Interpolate it from the I vs. V GS curve (Why?) Measure transconductance (g m ) and hence fieldeffect mobility ( FE ): g m I V GS V In the linear region: Measure g m and FE in the saturation region g m FE ( W / L) m g / C ( W / L) V ox FE C ox V 10-13 MOSFET Testing Measure ON resistance (R on ) I Ron VGS 5V V at V = 0.1 0.5V Measure breakdown voltage (BV S ) Drain voltage (with the gate grounded) at which I increases rapidly, typical I (max) = 10A Assess the effect of substrate bias on V T Determine the channel length modulation parameter Measure the subthreshold region parameters (e.g., subthrehold swing S) 10-14

MOSFET Testing Measure various capacitances Gate capacitances (C GSS, C GSO, C G, C GDO ) Measure switching characteristics Turn on and turn off times (t ON, t OFF ) Gate charge during turn on and turn off Determine the dependence of basic device parameters on temperature 10-15 Data Analysis Assess threshold voltage value on processing and material parameters (e.g., gate oxide thickness, substrate doping) Determine the dependence of static performance data (g m, BV) on device design (channel length, circular vs. linear geometry) Determine the dependence of dynamic performance data (t on, t off, C GXX s) on device design (channel length, circular vs. linear geometry) Compare with your simulation wherever possible 10-16

Guidelines for IC FabLab Report Cover with group names and responsibility Acknowledgement Abstract Chapter 1: Technical Background Introduction Device Physics Process Considerations Basic MOSFET Processing Processing & Device Modeling TSUPREM, MEDICI, Sentaurus Device Characteristics & Testing Techniques Chapter 2: Processing Procedures Detailed process flows with comments/suggestions Inspection results with photos Chapter 3: Electrical Test Results and Discussions I V, C V, Device variations, etc., with tables/plots Chapter 4: Summary & Conclusions References & Appendix 10-17 Guidelines for IC FabLab Final Report Data: Statistics: accuracy, standard variation (), system errors Analysis: comparison between theory and experimental results and between different devices; Interpretation: theoretical understanding and explanation, linking to the processing and simulation Presentations: Schematics (introduction, processing, testing) Plots (Figures): right data groups and clear labels Tables: process steps, critical data and comparison Equations to show relationships Images: devices, blocks, cross sections, wafer, tools, test conditions, people, etc. Components: Structures: Abstract/Summary/Conclusion, Introductions, Processing, Testing, Acknowledgement and References Clear responsibility of each team member: writing, simulation, processing, testing and analysis 10-18