Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)

Similar documents
Solutions to exercise 1 in ETS052 Computer Communication

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12

On the Description of Communications Between Software Components with UML

Math Circles Finite Automata Question Sheet 3 (Solutions)

& Y Connected resistors, Light emitting diode.

EE Controls Lab #2: Implementing State-Transition Logic on a PLC

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

CHAPTER 2 LITERATURE STUDY

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

Synchronous Machine Parameter Measurement

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

Synchronous Machine Parameter Measurement

Geometric quantities for polar curves

(1) Non-linear system

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid

Regular languages can be expressed as regular expressions.

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)

Multi-beam antennas in a broadband wireless access system

MOS Transistors. Silicon Lattice

Algorithms for Memory Hierarchies Lecture 14

DESIGN OF CONTINUOUS LAG COMPENSATORS

METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin

Mixed CMOS PTL Adders

Synchronous Generator Line Synchronization

(CATALYST GROUP) B"sic Electric"l Engineering

The Discussion of this exercise covers the following points:

Spiral Tilings with C-curves

To provide data transmission in indoor

The Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM

Section 17.2: Line Integrals. 1 Objectives. 2 Assignments. 3 Maple Commands. 1. Compute line integrals in IR 2 and IR Read Section 17.

Engineer-to-Engineer Note

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Analysis of circuits containing active elements by using modified T - graphs

Engineer-to-Engineer Note

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier

Experiment 3: Non-Ideal Operational Amplifiers

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005

ECE 274 Digital Logic

Asynchronous Data-Driven Circuit Synthesis

Use of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures

Lecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation

Lecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.

Direct Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.

Understanding Basic Analog Ideal Op Amps

Experiment 3: Non-Ideal Operational Amplifiers

REVIEW QUESTIONS. Figure For Review Question Figure For Review Question Figure For Review Question 10.2.

ECE 274 Digital Logic Fall 2009 Digital Design

Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis

Example. Check that the Jacobian of the transformation to spherical coordinates is

Section 16.3 Double Integrals over General Regions

A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE

TIME: 1 hour 30 minutes

Engineer-to-Engineer Note

Alternating-Current Circuits

Specifying Data-Flow Requirements for the Automated Composition of Web Services

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor

Digital Design. Chapter 1: Introduction

NP10 DIGITAL MULTIMETER Functions and features of the multimeter:

Products no longer available

Application Note. Differential Amplifier

Design And Implementation Of Luo Converter For Electric Vehicle Applications

A Slot-Asynchronous MAC Protocol Design for Blind Rendezvous in Cognitive Radio Networks

Student Book SERIES. Patterns and Algebra. Name

Lab 8. Speed Control of a D.C. motor. The Motor Drive

(1) Primary Trigonometric Ratios (SOH CAH TOA): Given a right triangle OPQ with acute angle, we have the following trig ratios: ADJ

Polar Coordinates. July 30, 2014

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design

Experiment 8 Series DC Motor (II)

FTU263. Ripple Control Receiver. Technical Data. Load Management Ripple Control

10.4 AREAS AND LENGTHS IN POLAR COORDINATES

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

Performance Monitoring Fundamentals: Demystifying Performance Assessment Techniques

Eliminating Non-Determinism During Test of High-Speed Source Synchronous Differential Buses

Energy Harvesting Two-Way Channels With Decoding and Processing Costs

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

SOLVING TRIANGLES USING THE SINE AND COSINE RULES

The computer simulation of communication for PLC systems

The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Equation Solver

Proceedings of Meetings on Acoustics

PRODUCT DRAWING MESSRS : CUSTOMER'S PRODUCT NAME : DC/AC INVERTER UNIT CXA-0345 TDK PRODUCT NAME : DATE :

Open Access A Novel Parallel Current-sharing Control Method of Switch Power Supply

Device installation. AFR 1xx - Feature Description of the Smart Load. AFR1xx 145 % 200 %

Study on SLT calibration method of 2-port waveguide DUT

Safety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA-501.

Maximum power point tracking of PV system under partial shading conditions through flower pollination algorithm

Notice for TAIYO YUDEN Products

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

NONCLASSICAL CONSTRUCTIONS II

b = and their properties: b 1 b 2 b 3 a b is perpendicular to both a and 1 b = x = x 0 + at y = y 0 + bt z = z 0 + ct ; y = y 0 )

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel

G9SA. Safety Relay Unit. The G9SA Series Offers a Complete Line-up of Compact Units. Model Number Structure

388 SQUARE BASE TIME DELAY RELAYS

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR

Joanna Towler, Roading Engineer, Professional Services, NZTA National Office Dave Bates, Operations Manager, NZTA National Office

Transcription:

The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion: Impertive lnguge style: progrm counter is king Dtflow lnguge: movement of dt is the priority Scheduling responsiility of the system, not the progrmmer Processes communicting through FIFO uffers synchronous messge-pssing DtFlow Models 2 Dtflow Lnguges sic chrcteristic: Every process runs simultneously Processes cn e descried with impertive code Processes cn only communicte through uffers Sequence of red gurnteed to e the sme s the sequence of written pproprite for pplictions tht del with strems of dt: Fundmentlly concurrent: mps esily to prllel hrdwre Perfect fit for lock-digrm specifictions (control systems, signl processing) Mtches well current nd future trend towrds multimedi pplictions Representtion: Host Lnguge (process description), e.g.,, Jv,.... oordintion Lnguge (network description), usully home mde, e.g. XML. pplictions of Dtflow Not good fit for, sy, word processor Good for signl-processing pplictions nything tht dels with continuous strem of dt uffers typiclly used for signl processing pplictions nywy ecomes esy to prllelize nd to mp on prllel hrdwre Perfect fit for lock-digrm specifictions tht re common in electricl engineering ircuit digrms Liner/nonliner control systems Signl processing Processes re locks, connections re uffers 3 4 Khn process networks Khn Process () Proposed y Khn in 974 s generl-purpose scheme for prllel progrmming Executle tsk grphs ommuniction vi infinitely lrge FIFOs Lnguge ugmented with send() nd wit() opertions tht write nd red from chnnels red: destructive nd locking reding n empty chnnel locks until dt is ville write: non-locking Lid the theoreticl foundtion for dtflow Unique ttriute: deterministic 5 6

Khn Process (2) Khn Process (3) 7 8 Khn Process Network Proof of Determinism ecuse process cn t check the contents of uffers, only red from them, ech process only sees sequence of dt vlues coming in on uffers ehvior of process: ompute red compute write red compute Vlues written only depend on progrm stte omputtion only depends on progrm stte Reds lwys return sequence of dt vlues, nothing more nother wy to see it: If I m process, I m only ffected y the sequence of on my inputs I cn t tell whether they rrive erly, lte, or in wht order I will ehve the sme in ny cse Thus, the sequence of I put on my outputs is the sme regrdless of the timing of the on my inputs 9 0 dding Non-determinism Scheduling Khn Networks () hllenge is running processes without ccumulting 2 2

Scheduling Khn Networks (2) hllenge is running processes without ccumulting Demnd-driven Scheduling? pprent solution: only run process whose outputs re eing ctively solicited However... 3 lwys emit Only consumes from Tokens will ccumulte here 4 lwys produce D lwys consume Other Difficult Systems Tom Prks lgorithm Not ll systems cn e scheduled without token ccumultion Produces two s for every lterntes etween receiving one nd one 5 6 From Infinite to Finite uffer Size Dedlock Exmple 7 8 3

Exmple: Finite Size uffers in KPN Prks lgorithm in ction () 9 20 Prks lgorithm in ction (2) Prks lgorithm in ction Strt with uffers of size emits the first token emits the first token onsumes: 3 from token from lwys emit 2 22 Evlution of Khn Process Networks Synchronous Dtflow (SDF) Unit-rte ( in, out); Upsmplers ( in, n out); Downsmplers (n in, out) 23 24 4

synchronous messge pssing: Synchronous dt flow (SDF) synchronous messge pssing= tsks do not hve to wit until output is ccepted. Synchronous dt flow = ll re consumed t the sme time. Exmple SDF System SDF system my strt with in its uffers These ehve like delys (signl-processing) Delys re sometimes necessry to void dedlock E.g.: FIR Filter (ll single-rte) One-cycle dely SDF model llows sttic scheduling of token production nd consumption. In the generl cse, uffers my e needed t edges. 25 26 SDF: Fixed Production/onsumption Rtes SDF Scheduling lnce equtions (one for ech chnnel): Schedulle stticlly Decidle: uffer memory requirements dedlock numer of consumed numer of firings per itertion numer of produced fire { produce N } N chnnel M fire { consume M } 27 28 lncing Equtions Solving the lncing Eqution 29 30 5

Determine Periodic Schedule Other Exmples n Inconsistent System No wy to execute it without n unounded ccumultion of Only consistent solution is do nothing c = 0 2 = 0 c 3 c = 0 2 3 3 2c = 0 n Under-constrined System Two or more unconnected pieces Reltive rtes etween pieces undefined c 3 2 d = 0 3c 2d = 0 3 32 onsistent Rtes Not Enough consistent system with no schedule Rtes do not void dedlock SDF Scheduling Fundmentl SDF Scheduling Theorem: Solution here: dd dely on one of the rcs If rtes cn e estlished, ny scheduling lgorithm tht voids uffer underflow will produce correct schedule if it exists Underflow no process fired unless ll it consumes re ville 33 34 Summry of Dtflow Processes communicting exclusively through FIFOs Khn process networks locking red, nonlocking write Deterministic Hrd to schedule Prks lgorithm requires dedlock detection, dynmic uffer-size djustment Synchronous Dtflow (SDF) Firing rules: Fixed token consumption/production n e scheduled stticlly Solve lnce equtions to estlish rtes ny correct simultion will produce schedule if one exists 35 6