A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

Similar documents
CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

A low noise amplifier with improved linearity and high gain

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Design of a Low Noise Amplifier using 0.18µm CMOS technology

Low Noise Amplifier Design

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications

Implementation of Current Reuse Structure in LNAUsing 90nm VLSI Technology for ISM Radio Frequency System

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Performance Analysis of Narrowband and Wideband LNA s for Bluetooth and IR-UWB

High Gain Low Noise Amplifier Design Using Active Feedback

Design of LNA and MIXER for CMOS Receiver Front ends

A 2.4 GHZ CMOS LNA INPUT MATCHING DESIGN USING RESISTIVE FEEDBACK TOPOLOGY IN 0.13µm TECHNOLOGY

Design and Simulation Study of Active Balun Circuits for WiMAX Applications

CMOS Design of Wideband Inductor-Less LNA

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

A 5.2GHz RF Front-End

A 900 MHz CMOS RF Receiver

CMOS LNA Design for Ultra Wide Band - Review

DESIGN AND ANALYSIS OF 2 GHz 130nm CMOS CASCODE LOW NOISE AMPLIFIER WITH INTEGRATED CIRCULARLY POLARIZED PATCH ANTENNA

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #3: Analysis and Simulation of a CMOS LNA

760 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 1.23 GHz

A GSM Band Low-Power LNA 1. LNA Schematic

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Jurnal Teknologi PERFORMANCE ANALYSIS OF INDUCTIVELY DEGENERATED CMOS LNA. Full Paper

Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

LOW POWER CMOS LNA FOR MULTI-STANDARD WIRELESS APPLICATIONS Vaithianathan.V 1, Dr.Raja.J 2, Kalimuthu.Y 3

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #4: Analysis and Simulation of a CMOS Mixer

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

A MONOLITHICALLY INTEGRATED PHOTORECEIVER WITH AVALANCHE PHOTODIODE IN CMOS TECHNOLOGY

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

Low-Noise Amplifiers

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

Co-design Approach of RMSA with CMOS LNA for Millimeter Wave Applications

A 3 TO 5GHZ COMMON SOURCE LOW NOISE AMPLIFIER USING 180NM CMOS TECHNOLOGY FOR WIRELESS SYSTEMS

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

A Low Power Gain Boosted Fully Differential OTA for a 10bit pipelined ADC

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

2.Circuits Design 2.1 Proposed balun LNA topology

Design of Single to Differential Amplifier using 180 nm CMOS Process

Multi-Finger MOSFET Low Noise Amplifier Performance Analysis

Radio-Frequency Circuits Integration Using CMOS SOI 0.25µm Technology

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

Fully integrated CMOS transmitter design considerations

FD-SOI FOR RF IC DESIGN. SITRI LETI Workshop Mercier Eric 08 september 2016

Design of Common Source Low Noise Amplifier with Inductive Source Degeneration in Deep Submicron CMOS Processes

Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS

International Journal of Pure and Applied Mathematics

Index Terms NSGA-II rule, LNA, noise figure, power gain.

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

DESIGN OF LOW POWER CMOS LOW NOISE AMPLIFIER USING CURRENT REUSE METHOD-A REVIEW

Design of CMOS LNA for Radio Receiver using the Cadence Simulation Tool

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

Design and Simulation of a Low Power RF Front-End for Short Range Outdoor Applications

High-Linearity CMOS. RF Front-End Circuits

Statistical Approach to Design Low Noise Amplifier

ECEN 5014, Spring 2009 Special Topics: Active Microwave Circuits Zoya Popovic, University of Colorado, Boulder

Christopher J. Barnwell ECE Department U. N. Carolina at Charlotte Charlotte, NC, 28223, USA

Performance Analysis of a Low Power Low Noise 4 13 GHz Ultra Wideband LNA

WITH THE exploding growth of the wireless communication

2005 IEEE. Reprinted with permission.

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

CIRF Circuit Intégré Radio Fréquence. Low Noise Amplifier. Delaram Haghighitalab Hassan Aboushady Université Paris VI

A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

A 2.4GHz Cascode CMOS Low Noise Amplifier

Linearity Enhancement of Folded Cascode LNA for Narrow Band Receiver

DESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS

Cascode Current Mirror for a Variable Gain Stage in a 1.8 GHz Low Noise Amplifier (LNA)

Systematic Approach for Designing Ultra Wide Band Power Amplifier

L/S-Band 0.18 µm CMOS 6-bit Digital Phase Shifter Design

Research and Design of Envelope Tracking Amplifier for WLAN g

Design of Low Noise Amplifier Using Feedback and Balanced Technique for WLAN Application

ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8

Transcription:

International Journal of Electronic and Electrical Engineering. ISSN 0974-2174, Volume 7, Number 3 (2014), pp. 207-212 International Research Publication House http://www.irphouse.com A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology Bhupendra Dwivedi and Rajesh Khatri S.G.S.I.T.S, INDORE, M.P. Abstract A 2.4-GHz inductive degenerate differential narrowband low-noise amplifiers (LNAs) using 0.18um CMOS Technology are presented in this paper. The LNA is properly biased operates at 1.8 volts power supply and perfectly matched input impudence of 50 ohms. The LNA has the Noise figure <2.5dB, Gain(S21) >20dB,Input impedance (S11) <-20dB, Output impedance (S22) <-10dB,IIP3>-10dBm. Keywords: Low noise amplifier (LNA), impedance matching. 1. Introduction The wireless communication industry is currently experiencing tremendous growth. In responding to the demand for a low-cost but high performance wireless front-end, many intensive researches on CMOS radio-frequency (RF) front-end circuits have been carried out[3]. The ultimate goal is to minimize the trade-off between high performance and low-cost, low power consumption design. Low noise amplifier (LNA) is typically the first stage of a receiver. Its performance greatly affects the overall receiver performance. The narrow band LNA uses an inductively degenerated input stage and an LC load. The inductive degeneration is used to enhance the transit time effects. The LNA should have good NF to avoid degrading the overall receiver NF [3]. The LNA is designed in such a way that it should match the impedance of the antenna that s why we kept input impedance of LNA 50 ohms. We required balloon to interface source degenerate LNA so to avoid this differential LNA is used. Another advantage of differential LNA is that it eliminate even harmonics from the output so its noise performance is better than single source degenerate LNA. 2. LNA Design The signal received at the antenna of the receiver is comparatively weak so good gain and noise performances are necessary requirements for LNA. Its main function is to

208 Bhupendra Dwivedi & Rajesh Khatri provide enough gain to overcome the noise of the subsequent stages. LNA design involves the tradeoff between noise figure (NF), gain, linearity and power consumption. The LNA design optimization technique is used to make tradeoff between gain and linearity. The source degenerated LNA is shown in the fig.1. Ld with the node capacitance at the drain of M2 will resonate at the operating frequency and provide additional band pass filtering and the very small voltage drop across Ld because it is connected in series so it is also a low power design. M3 is for biasing the LNA circuit as it is in the current mirror connection with M1, and their ratio will determine the current flowing through the cascade branch. Proper selection of M1 s width will determine the voltage across G-S of M1. R isolates the signal path from the current mirror.the value of R is not critical as long as it is much greater than the output impedance of the preceding stage [1]. M1 provides the cascode amplifier with an infinite input resistance. Another important advantage is that the cascode is able to reduce the effect of M1 s gate-to drain capacitance, i.e. the Miller effect. This is because the input resistance of M2 is usually much smaller than output resistance of M1 [4]. Fig. 1 To obtain the width of M 1 we use power constrain noise optimization technique [1]. Wopt = (1) Wopt Where Wopt is used for the width of M 1. L is the effective channel length of the M1 transistor, Cox is the oxide capacitance and Qin is the input circuit quality factor. Cex is also introduced in the circuit to give more freedom to match input impedance and reduce the value of inductor. To fabricate inductor it occupies more space in the chip. The width of M 2 is kept equal to M 1 so that they can share drain area. The cascade transistor M 2 also provide isolation between output and input. The noise figure obtained with Wopt is (2)

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology 209 The parameter Lg and Ls are used for input impedance matching. The small signal equivalent model for calculation of input impedance is shown in fig.2[4]. (3) Fig. 2 From the fig.2 we can calculate the input impedance of the circuit and it is given by: (4) At resonance (5) The width of the mos M 3 is calculated according to the bias current flowing from the LNA. From single ended source degenerate LNA we can design a differential LNA. The schematic of differential LNA is shown in fig.3. Fig. 3

210 Bhupendra Dwivedi & Rajesh Khatri 3. Simulation Results In the design of differential LNA, the simulation was carried out using Spectre RF from Cadence design suite. The LNA working at 2.44Ghz. This design was using UMC 180nm process technology. Fig. 4-7 shows S-parameters result of differential CMOS LNA. The LNA achieved to obtain a voltage gain(s21) of 24.92dB and fig.8 shows the noise figure, NF 0.5 db. The input return loss, Sl1 is - 23.64 db and output return loss is -4.46 db. The attained value of NF is believed to be good as it exceeds the requirement which is typically below 2 db without having to trade off the power gain which also satisfies the requirement. The obtained IIP3 is -8.83dBm shown in fig.9. Fig. 4 Fig. 5 Fig. 6 Fig. 7

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology 211 Fig. 8 Fig. 9 4. Conclusion A differential LNA is designed in the Cadence tool using 0.18um technology. The LNA is working at the frequency of 2.44Ghz. The Lmin is taken 180nm and maximum width of the transistor is 200um. We obtained the high gain ( 25dB) Low noise ( 0.5dB) amplifier having very good noise performance. The LNA operating at 1.8 V power supply. References [1] T. H. Lee, The Design of CMOS Radio Frequency Integrated Circuits. [2] M.Muhamad, N.Soin,H.Ramiah,N.M.Noh, W.K Chong, Design of CMOS Differential LNA at 2.4GHz, 978-1-4673-2523-3/13, 20l3 IEEE. [3] B. Razavi, CMOS technology characterization for analog and RF design, IEEE J. Solid-Stuie Circuits, vol. 34, pp. 268-276, Mar. 1999. [4] Norlaili Mohd. Noh and Tun Zainal Azni Zulkifli Design, Simulation and Measurement Analysis on the Sparameters of an Inductively-degenerated Common-source Opendrain Cascode Low Noise Amplifier RFIT2007-IEEE International Workshop on Radio-Frequency Integration Technology, Dec. 9-11, 2007, Singapore.

212 Bhupendra Dwivedi & Rajesh Khatri