One-Bit Delta Sigma D/A Conversion Part I: Theory

Similar documents
INF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012

Band- Pass ΣΔ Architectures with Single and Two Parallel Paths

Oversampling Data Converters Tuesday, March 15th, 9:15 11:40

Understanding PDM Digital Audio. Thomas Kite, Ph.D. VP Engineering Audio Precision, Inc.

Time- interleaved sigma- delta modulator using output prediction scheme

BandPass Sigma-Delta Modulator for wideband IF signals

EE247 Lecture 24. EE247 Lecture 24

The Case for Oversampling

CHAPTER. delta-sigma modulators 1.0

Exploring Decimation Filters

Chapter 2: Digitization of Sound

A Segmented DAC based Sigma-Delta ADC by Employing DWA

Choosing the Best ADC Architecture for Your Application Part 3:

TUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS. Waqas Akram and Earl E. Swartzlander, Jr.

Summary Last Lecture

Lecture 390 Oversampling ADCs Part I (3/29/10) Page 390-1

EE247 Lecture 26. EE247 Lecture 26

Improved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback

Cyber-Physical Systems ADC / DAC

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

EXPERIMENTAL INVESTIGATION INTO THE OPTIMAL USE OF DITHER

Lecture #6: Analog-to-Digital Converter

MASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1

System on a Chip. Prof. Dr. Michael Kraft

Waveform Encoding - PCM. BY: Dr.AHMED ALKHAYYAT. Chapter Two

Design of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes

FPGA Based Hardware Efficient Digital Decimation Filter for - ADC

José Gerardo Vieira da Rocha Nuno Filipe da Silva Ramos. Small Size Σ Analog to Digital Converter for X-rays imaging Aplications

LOW SAMPLING RATE OPERATION FOR BURR-BROWN

Chapter 4 Digital Transmission 4.1

NPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.

A Novel Implementation of Dithered Digital Delta-Sigma Modulators via Bus-Splitting

FYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5

Multistage Implementation of 64x Interpolator

17. Delta Modulation

Incremental Data Converters at Low Oversampling Ratios Trevor C. Caldwell, Student Member, IEEE, and David A. Johns, Fellow, IEEE

MODELING AND IMPLEMENTATION OF THIRD ORDER SIGMA-DELTA MODULATOR

Multirate DSP, part 3: ADC oversampling

Cascaded Noise-Shaping Modulators for Oversampled Data Conversion

Summary Last Lecture

Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns

FYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2017 Lecture #5

Oversampling Converters

PHYSICS 330 LAB Operational Amplifier Frequency Response

Analog-to-Digital Converters

BANDPASS delta sigma ( ) modulators are used to digitize

Data Converters. Springer FRANCO MALOBERTI. Pavia University, Italy

ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter

Digital AudioAmplifiers: Methods for High-Fidelity Fully Digital Class D Systems

Analog to Digital Conversion

INTRODUCTION TO DELTA-SIGMA ADCS

RELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE

Interpolation by a Prime Factor other than 2 in Low- Voltage Low-Power DAC

Analog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999

6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers

Telecommunication Electronics

EE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.

How are bits played back from an audio CD?

Analog-to-Digital Converter Performance Signoff with Analog FastSPICE Transient Noise at Qualcomm

Lecture 10, ANIK. Data converters 2

Media Devices: Audio. CTEC1465/2018S Computer System Support

Lehrstuhl für Technische Elektronik. Mixed-Signal IC Design LAB

SAMPLING THEORY. Representing continuous signals with discrete numbers

! Multi-Rate Filter Banks (con t) ! Data Converters. " Anti-aliasing " ADC. " Practical DAC. ! Noise Shaping

EE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting

A Delta-Sigma beamformer with integrated apodization

An FPGA-based Re-configurable 24-bit 96kHz Sigma-Delta Audio DAC

Pulse Code Modulation

Basic Concepts and Architectures

Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs

Exploring of Third-Order Cascaded Multi-bit Delta- Sigma Modulator with Interstage Feedback Paths

Understanding Delta-Sigma Data Converters

The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive

Presented at the 109th Convention 2000 September Los Angeles, California, USA

A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology

FPGA Based Sigma Delta Modulator Design for Biomedical Application Using Verilog HDL

Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation

Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University

10 bit Delta Sigma D/A Converter with Increased S/N ratio Using Compact Adder Circuits

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS

3 rd order Sigma-delta modulator with delayed feed-forward path for low-power applications

Digital Loudspeaker Arrays driven by 1-bit signals

CONTINUOUS TIME DIGITAL SYSTEMS WITH ASYNCHRONOUS SIGMA DELTA MODULATION

Performance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications

Chapter 3 Data and Signals

Electronics A/D and D/A converters

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45

A Closer Look at 2-Stage Digital Filtering in the. Proposed WIDAR Correlator for the EVLA

EE247 Lecture 27. EE247 Lecture 27

FOURIER analysis is a well-known method for nonparametric

Digital Communication (650533) CH 3 Pulse Modulation

RECONFIGURABLE COMPLEX DIGITAL DELTA-SIGMA MODULATOR SYNTHESIS FOR DIGITAL WIRELESS TRANSMITTERS

Design of a Sigma Delta modulator for wireless communication applications based on ADSL standard

EEE 309 Communication Theory

AN ABSTRACT OF THE THESIS OF. Title: Effects and Compensation of the Analog Integrator Nonidealities in Dual- GAL- C. Temes

Homework Assignment 06

DSM Based Low Oversampling Using SDR Transmitter

EEE 309 Communication Theory

Non-feedback - D/A converter system

Transcription:

One-Bit Delta Sigma D/A Conversion Part I: Theory Randy Yates mailto:randy.yates@sonyericsson.com July 28, 2004 1

Contents 1 What Is A D/A Converter? 3 2 Delta Sigma Conversion Revealed 5 3 Oversampling 6 4 Noise-Shaping 12 5 Alternate Modulator Architecture 19 6 Psychoacoustic Noise-Shaping 22 7 The Complete Modulator 25 8 References 26 2

1 What Is A D/A Converter? Rick Lyons [1] derives A/D SNR as a function of word length N and loading factor LF : SNR = 6.02N + 4.77 + 20 log 10 (LF ), LF is the loading factor, a value representing the normalized RMS value of the input signal. For a sine wave, LF = 0.707. Here we ignore the constant factor of 1.77 db and we round the N coefficient to 6 to simplify. This can be generalized to express the SNR of any N-bit amplitude-quantized transfer function and thus applies to D/A conversion as well. 3

For a generic D/A converter in which bandwidth, output bit-width, and other parameters may not be clearly defined, this motivates the following Definition 1 An N-bit D/A converter converts a stream of discrete-time, linear, PCM samples of N bits at sample rate F s to a continuous-time analog voltage with a signal-to-quantization-noise power ratio of 6N db in a bandwidth of F s /2 Hz. This gives a basis by which we may evaluate the number of bits of any converter architecture (resistor-ladder, delta-sigma, etc.). 4

2 Delta Sigma Conversion Revealed A delta sigma D/A converter transforms (i.e. requantizes) an N-bit PCM signal into a 1-bit signal. Why requantize to a lower resolution? Because a 1-bit output is extremely easy to implement in hardware and there are ways to make that one-bit output have the SNR of an N-bit converter. How do you get an N-bit-to-1-bit quantizer, which would normally only produce a 6 1 = 6 db SNR, to produce the required 6N db SNR? By using oversampling and noise-shaping to modify the 1-bit output. 5

3 Oversampling Quantization noise is assumed white and uniformly-distributed with a total power of q 2 /12, where q is the quantization step-size. NOTE: The total quantization noise power does NOT depend on the sample rate!!! Quantization noise modeled as a noise source added to the signal: Figure 1: Quantizer Model 6

Figure 2: Quantizer Transfer Function 7

The in-band quantization noise power can be reduced by sampling at a rate higher than Nyquist. Figure 3: 2 Oversampled Quantization Noise Spectrum 8

Since the total in-band noise power is reduced, the number of effective bits is increased from the actual bits according to the relationship M = 4 K, where M is the oversampling factor and K is the number of extra bits. 9

Integer oversampling ratios are performed by using an interpolator: Figure 4: Interpolator Block Diagram 10

Oversampling alone is an inefficient way to obtain extra bits of resolution. A gain of even a few bits would require astronomical oversampling ratios! We must use the additional technique of noise-shaping to make a 1-bit converter feasible. 11

4 Noise-Shaping Shapes the oversampled quantization noise spectrum so that less noise is in-band: Figure 5: Typical Noise-Shaped Spectrum 12

Noise-shaping is accomplished by placing feedback around the quantizer: Figure 6: Classic First-Order Noise-Shaper 13

The transfer function of figure 6 is derived as follows: W (z) = X(z) z 1 Y (z) Σ(z) = W (z) + z 1 Σ(z) = Σ(z) = W (z) 1 z 1 Y (z) = Σ(z) + Q(z) = W (z) + Q(z) 1 z 1 (1 z 1 )Y (z) = W (z) + (1 z 1 )Q(z) = X(z) z 1 Y (z) + (1 z 1 )Q(z) Y (z) = X(z) + (1 z 1 )Q(z) (1) It is clear from equation 1 that the signal X(z) passes through unmodified while the quantization noise Q(z) is modified by the term 1 z 1. In delta-sigma modulator terminology this quantization noise coefficient is referred to as the noise transfer function [2], or NTF, denoted N(z). Thus N(z) = 1 z 1. 14

4 3.5 3 Power Response, N(z) 2 2.5 2 1.5 1 0.5 0 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 Normalized Frequency, 1 = M*F s /2 Figure 7: Noise Transfer Function Power Response of a First-Order Modulator 15

The noise-shaping can be made stronger by embedding integrator loops: Figure 8: Second-Order Delta-Sigma Modulator 16

The number of embeddings is termed the order of the modulator. An Lth-order modulator has NTF N(z) = (1 z 1 ) L. It can be shown [3] that the in-band quantization noise power relative to the maximum signal power as a function of oversampling ratio M and modulator order L is 6L + 3 2π 2L M 2L+1. 17

20 10 0 L = 0 L = 1 L = 2 L = 3 10 Noise to Signal Ratio (db) 20 30 40 50 60 70 80 90 100 1 2 4 8 16 32 64 128 256 512 Oversampling Ratio Figure 9: Ratio of In-Band Quantization Noise Power To Signal Power versus Oversampling Ratio and Modulator Order L 18

5 Alternate Modulator Architecture Y (z) = X(z) + (1 z 1 H(z))Q(z). (2) To be equivalent with the classic architecture, H(z) = z zg(z). Is H(z) realizable??? Figure 10: Alternate Delta-Sigma Modulator Architecture 19

Add dither to get rid of birdies: Figure 11: Delta Sigma Modulator with Dither 20

Figure 12: Equivalent Dithered Modulator 21

6 Psychoacoustic Noise-Shaping The alternate architecture admits any NTF of the form N(z) = 1 z 1 H(z). The classic Lth-order modulator NTF contains L zeros at z = 1 (DC), (z 1)L N(z) = z L. When L is even we can use conjugate pairs to place the zeros at any L/2 frequencies on the unit circle. 22

Example: For L = 2, we can place the zero at any frequency f, 0 f MF s /2: N(z) = z2 2 cos(π f MF s ) + 1 z 2. θ θ Figure 13: Zeros for Psychoacoustic Noise-Shaping, θ = π f MF s. 23

20 0 Power Response, 10log( N(f) 2 ) 20 40 60 80 100 120 10 1 10 2 10 3 10 4 10 5 10 6 Frequency, Hz Figure 14: NTF Power Response N(f) 2 of Psychoacoustically Noise-Shaped Modulator with f = 4 khz 24

7 The Complete Modulator Figure 15: Delta Sigma D/A Converter Block Diagram 25

8 References References [1] Richard G. Lyons. Understanding Digital Signal Processing. Prentice Hall, second edition, 2004. [2] Steven R. Norsworthy, Richard Schreier, and Gabor C. Temes. Delta-Sigma Data Converters: Theory, Design, and Simulation. IEEE Press, 1997. [3] David Johns and Ken Martin. Analog Integrated Circuit Design. Wiley Publishers, 1997. 26