UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

Similar documents
MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

Sub-Threshold Region Behavior of Long Channel MOSFET

EE70 - Intro. Electronics

UNIT 3: FIELD EFFECT TRANSISTORS

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

4.1 Device Structure and Physical Operation

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Solid State Devices- Part- II. Module- IV

Field Effect Transistors

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Lecture 3: Transistors

Three Terminal Devices

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Session 10: Solid State Physics MOSFET

NAME: Last First Signature

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

MOS Field-Effect Transistors (MOSFETs)

Lesson 5. Electronics: Semiconductors Doping p-n Junction Diode Half Wave and Full Wave Rectification Introduction to Transistors-

I E I C since I B is very small

Laboratory #5 BJT Basics and MOSFET Basics

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor

Lecture 4. MOS transistor theory

8. Characteristics of Field Effect Transistor (MOSFET)

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Design cycle for MEMS

THE METAL-SEMICONDUCTOR CONTACT

Department of Electrical Engineering IIT Madras

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

INTRODUCTION: Basic operating principle of a MOSFET:

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

V A ( ) 2 = A. For Vbe = 0.4V: Ic = 7.34 * 10-8 A. For Vbe = 0.5V: Ic = 3.49 * 10-6 A. For Vbe = 0.6V: Ic = 1.

EE301 Electronics I , Fall

MOS Field Effect Transistors

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

UNIT 3 Transistors JFET

Field Effect Transistor (FET) FET 1-1

FET. FET (field-effect transistor) JFET. Prepared by Engr. JP Timola Reference: Electronic Devices by Floyd

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

(Refer Slide Time: 02:05)

Unit III FET and its Applications. 2 Marks Questions and Answers

BJT Amplifier. Superposition principle (linear amplifier)

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

EECE 481. MOS Basics Lecture 2

INTRODUCTION TO MOS TECHNOLOGY

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

MOSFET & IC Basics - GATE Problems (Part - I)

MOSFET in ON State (V GS > V TH )

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

MOS TRANSISTOR THEORY

FET(Field Effect Transistor)

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

ECEN325: Electronics Summer 2018

Field Effect Transistors (npn)

Learning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

THE JFET. Script. Discuss the JFET and how it differs from the BJT. Describe the basic structure of n-channel and p -channel JFETs

FIELD EFFECT TRANSISTORS MADE BY : GROUP (13)/PM

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

ECE 340 Lecture 40 : MOSFET I

Microelectronics Circuit Analysis and Design

Device Technologies. Yau - 1

5.1 BJT Device Structure and Physical Operation

Chapter 8. Field Effect Transistor

PESIT Bangalore South Campus

Reg. No. : Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester

Session 2 MOS Transistor for RF Circuits

Chapter 6: Field-Effect Transistors

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

An introduction to Depletion-mode MOSFETs By Linden Harrison

Bipolar Junction Transistors (BJTs) Overview

6. Field-Effect Transistor

Field Effect Transistors

EE105 Fall 2014 Microelectronic Devices and Circuits. NPN Bipolar Junction Transistor (BJT)

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

EE 330 Lecture 19. Bipolar Devices

problem grade total

EE105 Fall 2015 Microelectronic Devices and Circuits

Digital Integrated Circuits A Design Perspective. The Devices. Digital Integrated Circuits 2nd Devices

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Chapter 5: Field Effect Transistors

Shorthand Notation for NMOS and PMOS Transistors

PHYS 3050 Electronics I

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

Physics 364, Fall 2012, reading due your answers to by 11pm on Thursday

Bipolar Junction Transistor (BJT) Basics- GATE Problems

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

Lecture 7: Distortion Analysis

Transcription:

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Discussion #9 EE 05 Spring 2008 Prof. u MOSFETs The standard MOSFET structure is shown in Figure. It consists of a metal gate, a layer of insulating oxide, and a silicon substrate (hence the name MOSFET: metal-oxide-semiconductor f ield-effect transistor). Just as we had two types of bipolar junction transistors, we also have two types of MOSFETs: NMOSFET (n-type MOSFET, NMOS, or NFET) and PMOSFET (p-type MOSFET, PMOS, or PFET). Note that in modern devices, we actually use polysilicon as the gate material (for various technological reasons) with few exceptions (one notable one is Intel s latest 45 nm processors, which utilize a metal gate). The oxide material in modern MOSFETs is typically SiO 2 (silicon dioxide, or more precisely, SiON), again with few exceptions (again, of note is Intel s use of HfO 2, hafnium dioxide, it its latest processors). Figure : Idealized MOSFET structure Let s restrict our discussion to NMOS transistors first. e ll generalize to PMOS later on. The structure in Figure is an NMOSFET, since, as we ll see shortly, the charge carriers are electrons. Figure 2 shows a more convenient cross-sectional representation of the MOSFET. A typical NMOS has a n+ source and drain, a p-type substrate, and an n+ gate. Figure 2: MOSFET cross section First, consider the potential distribution along the surface of the MOSFET without any biases applied. hat you ll see is that there is a large potential barrier (much like in a PN junction in equilibrium) between

the n+ source and the p-type substrate. e can modulate this potential barrier by applying a gate-source voltage V GS. Once V GS exceeds some threshold value V TH, we ll have attracted electrons into the substrate between the source and drain into what we call the channel. The MOSFET then has a conductive path (of mobile electrons) that can conduct current between the source and drain. Note that we re forming what is essentially an n-type channel between the source and drain, inverting the type of silicon that makes up the substrate (which is p-type). Thus, when the channel has mobile electrons, we often call the channel inverted, or describe it has having an inversion layer. Figure 3 shows the circuit symbol for a NMOS. Note that for an NMOS, is defined as flowing from drain to source. Like a BJT, a MOSFET operates differently depending on how it is biased, and next we ll discuss the regions of operation of a MOSFET. Note that we ll typically use the notation shown in Figure 4, which is a simplified NMOS symbol. Source Figure 3: Circuit symbol for an NMOSFET. Cutoff Source Figure 4: Simplified circuit symbol for an NMOSFET hen V GS < V TH, we have no mobile carriers in the channel. ithout mobile carriers, no current can be conducted, so = 0..2 Triode/Linear In triode (also known as linear), we have V GS > V TH and the channel stretches from the source to the drain. The voltage condition where this is true is when V DS < V DSat, where V DSat V GS V TH (that is, when V DS < V DSat, the channel stretches from the source to the drain, while when V DS > V DSat, the channel stops short of the drain). Note that the primary mode of current flow is by drift. Once we have a conductive channel, applying V DS will set up an electric field that points from drain to source, causing electrons to flow from source to drain. Thus, we have current flowing from drain to source. hen we have a channel that goes all the way to the drain, the voltage V DS must be dropped across the channel. That means the electric field will depend on V DS, meaning the current will depend on V DS. Also note that V GS will affect the current since it controls how much charge is in the channel. The resulting equation for is as follows: = 2 µ nc ox L [ 2 (VGS V TH )V DS V 2 DS] 2

Note that depends on both V GS and V DS, which is why this region of operation is called triode. Also note that it is linear with V GS, which is why this region is also called linear..3 Saturation Once V DS > V DSat, the channel no longer goes from the source to the drain. The channel actually ends before the drain edge (or right at the drain edge for V DS = V DSat ). This effect is called pinch-off (since the channel is pinched off from the drain). hen this occurs, the voltage V DSat is dropped from the source to the edge of the channel, and the voltage V DS V DSat is dropped from the edge of the channel to the drain (for a total voltage drop of V DS from the source to the drain). Note that V DSat does not depend on V DS, meaning that the electric field across the channel (and therefore ) no longer depend on V DS in saturation. The resulting equation for is as follows:.3. Channel Length Modulation = 2 µ nc ox L (V GS V TH ) 2 Although it s true that the voltage drop across the channel doesn t depend on V DS in saturation, we have implicitly assumed that the channel length also does not change (since the electric field is inversely proportional to the channel length). However, this isn t quite correct. As we increase the drain voltage, we re increasing the reverse bias on the PN junction formed between the drain and the substrate. This causes a depletion region to form that pinches off the channel more and more as we increase V DS. Thus, we in fact do have some dependence of on V DS in saturation due to channel length modulation. In order to correct for this, we simply add a correctional term to the above equation, giving us: = 2 µ nc ox L (V GS V TH ) 2 [ + λ(v DS V DSat )] Note that this equation is different from that given in the textbook. It models channel length modulation in a more physically intuitive manner (since when V DS V DSat, we shouldn t have any channel length modulation) than the textbook s formula..4 Subthreshold Swing Recall that V GS is actually adjusting the potential barrier between the source and channel. hen V GS is significantly larger than V TH, the channel has plenty of mobile electrons and the current is limited drift due to V DS (or V DSat when the device is in saturation). However, when V GS is around V TH or less than V TH, what actually dominates the current is how many electrons are injected over the source-side potential barrier. This is much the same as the current limited in a diode due to the amount of minority carrier injection we can get from the p-type side to the n-type side (and vice versa). It turns out the drain current in this region (what we call the subthreshold region) is exponentially dependent on V GS : e qvgs/ηkt Note that η is simply a constant that is greater than. In this subthreshold region, one parameter we care a lot about is the subthreshold swing S, which is defined to be the amount of change in V GS required to produce a 0 change in. S is defined in terms of mv per decade (i.e., how many millivolts change in V GS is required to cause a one decade change in?). e can calculate S as follows: 3

0 = eqv GS /ηkt e qvgs/ηkt 0 = e q(v GS VGS)/ηkT = e q VGS/ηkT V GS = η kt q ln 0 S = η 60 mv per decade Since η, we can see that the subthreshold swing must be at least 60 mv/dec (typical values are 80 00 mv/dec). Note that a smaller subthreshold swing is better, since we want the device to turn off sharply once V GS drops below V TH. Note that we have a fundamental trade-off between the on-state current and the off-state current. If we define V TH to be larger, that will give us a smaller off-state current (since V GS will be farther below V TH in the off-state), which reduces static power consumption (i.e., the power consumed when the device is off). However, a larger V TH means a smaller V DSat (since V DSat = V GS V TH ), meaning a smaller on-state current (since,on V 2 DSat ). Similarly, picking a smaller value of V TH will result in more off-state leakage but more on-state current as well..5 Summary: Large Signal Behavior In this class, we ll focus on cutoff, triode/linear, and saturation. The behavior can be summarized as follows: 0 V GS < V TH (Cutoff) = 2 µ [ nc ox L 2 (VGS V TH )V DS VDS] 2 V GS > V TH, V DS < V DSat (Linear/Triode) 2 µ nc ox L (V GS V TH ) 2 [ + λ(v DS V DSat )] V GS > V TH, V DS > V DSat (Saturation) One other useful equation to remember is what V GS is given (assuming λ = 0): 2 V GS = V TH + µ n C ox L The following I-V curves show the behavior of the MOSFET graphically. 4

Cutoff Increasing V DS V TH V GS Triode Saturation Increasing V GS V DS.6 Small-Signal Model e can define small-signal quantities analogous to those used in our study of the BJT. Since we will always operate our transistors in saturation, we ll focus on developing a model for the transistor in saturation. e can define the following two small-signal parameters: 5

g m V GS µ n C ox L (V GS V TH ) = 2µ n C ox L 2 = V GS V TH ( ) ID r o = V DS λ 2 µ nc ox (V GS V TH ) 2 λ Note that the approximations shown above are commonly used to simplify the expressions for g m and r o. Also note that the three expressions given for g m are all useful in some cases, depending on what information you ve been given. Note that since the gate is insulated, I G = 0, meaning there is no resistor between the gate and source (unlike in a BJT, where we had r π from the base to the emitter). Thus, our small-signal model is as follows: G + D v gs g m v gs r o S This small-signal model is identical to the small-signal model of a BJT except with r π =. Thus, we can re-use all of our small-signal analysis on BJTs in analyzing MOSFETs simply by taking the same expressions and letting r π (and likewise β )..7 PMOSFETs Figure 5 shows the circuit symbol for a PMOS transistor. Note that the convention we ll use in this class is that flows from the source to the drain, which deviates from the convention introduced in the textbook (our convention is more convenient for circuit analysis). Again, in this class we ll typically use the simplified circuit symbol in Figure 6. Source Figure 5: Circuit symbol for a PMOSFET 6

Source Figure 6: Circuit symbol for a PMOSFET PMOSFETs are analogous to PNP transistors: they use the opposite type of charge carrier (holes), but otherwise behave very similar to their n-type counterparts (with a few sign changes). Although there are many ways to formulate the large-signal equations for PMOS transistors, I will only present one form here. Another document on the website has other forms that you may find more convenient to work with, so if you do not like the convention introduced here, I encourage you to check out that document. 0 V GS < V TH (Cutoff) = 2 µ [ nc ox L 2 ( VGS V TH ) V DS V DS 2] V GS > V TH, V DS < V DSat (Linear/Triode) 2 µ nc ox L ( V GS V TH ) 2 [ + λ( V DS V DSat )] V GS > V TH, V DS > V DSat (Saturation) 7