A Physics-Based Model for Fast Recovery Diodes with Lifetime Control and Emitter Efficiency Reduction

Similar documents
C-Class Ultra Fast Recovery Diodes for High Speed Switching Applications

Fundamentals of Power Semiconductor Devices

Research of new structure super fast recovery power diode *

4.5 kv-fast-diodes with Expanded SOA Using a Multi-Energy Proton Lifetime Control Technique

Fagor Electrónica Ultrafast Soft Recovery Diodes for High Speed Switching Applications

Semiconductor Devices Lecture 5, pn-junction Diode

Numerical study on very high speed silicon PiN diode possibility for power ICs in comparison with SiC-SBD

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

CHAPTER I INTRODUCTION

Cathode Emitter versus Carrier Lifetime Engineering of Thyristors for Industrial Applications

Optimizing the Ultra-Fast POWERplanar Rectifier. Diode for Switching Power Supplies AN-557

Section 2.3 Bipolar junction transistors - BJTs

A STUDY INTO THE APPLICABILITY OF P + N + (UNIVERSAL CONTACT) TO POWER SEMICONDUCTOR DIODES AND TRANSISTORS FOR FASTER REVERSE RECOVERY

Impact of Basal Plane Dislocations and Ruggedness of 10 kv 4H-SiC Transistors

COMPARISON OF PT AND NPT CELL CONCEPT FOR 600V IGBTs

EC T34 ELECTRONIC DEVICES AND CIRCUITS

Inherently Soft Free-Wheeling Diode for High Temperature Operation

Sven Matthias, Arnost Kopta, Munaf Rahimo, Lydia Feller, Silvan Geissmann, Raffael Schnell, Sven Klaka

Power Semiconductor Devices

Freewheeling Diode Reverse Recovery Failure Modes in IGBT Applications

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

Analog Electronic Circuits

Department of Electrical Engineering IIT Madras

Lecture Course. SS Module PY4P03. Dr. P. Stamenov

Switching-Self-Clamping-Mode SSCM, a breakthrough in SOA performance for high voltage IGBTs and Diodes

CHAPTER 8 The PN Junction Diode

On the role of the N-N+ junction doping profile of a PIN diode on its turn-off transient behavior

Power Electronics. P. T. Krein

Chapter 2 PN junction and diodes

Students: Yifan Jiang (Research Assistant) Siyang Liu (Visiting Scholar)

Power MOSFET Zheng Yang (ERF 3017,

A study into the applicability of p þ n þ (universal contact) to power semiconductor diodes for faster reverse recovery

Lecture 2 p-n junction Diode characteristics. By Asst. Prof Dr. Jassim K. Hmood

Lecture 2 - Overview of power switching devices. The Power Switch: what is a good power switch?

High Voltage SPT + HiPak Modules Rated at 4500V

Cosmic Rays induced Single Event Effects in Power Semiconductor Devices

A New SiGe Base Lateral PNM Schottky Collector. Bipolar Transistor on SOI for Non Saturating. VLSI Logic Design

Abstract: Following fast on the successful market introduction of the 1200V Soft-Punch-Through. 1. Introduction

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET

Semiconductor Devices

Power Bipolar Junction Transistors (BJTs)

Lecture Notes. Uncontrolled PSDs. Prepared by Dr. Oday A Ahmed Website:

CHAPTER 8 The PN Junction Diode

APPLICATION NOTE NEW ULTRAFAST RECOVERY DIODE TECHNOLOGY IMPROVES PERFORMANCE OF HIGH FREQUENCY POWER CIRCUITS. APT9301 By: Ken Dierberger

Mechanis m Faliures. Group Leader Jepsy 1)Substrate Biasing 2) Minority Injection. Bob 1)Minority-Carrier Guard Rings

The two-in-one chip. The bimode insulated-gate transistor (BIGT)

Digital Integrated Circuits A Design Perspective. The Devices. Digital Integrated Circuits 2nd Devices

UNIT 3: FIELD EFFECT TRANSISTORS

Electronic devices-i. Difference between conductors, insulators and semiconductors

EC6202- ELECTRONIC DEVICES AND CIRCUITS UNIT TEST-1 EXPECTED QUESTIONS

Avalanche Ruggedness of 800V Lateral IGBTs in Bulk Si

Davinci. Semiconductor Device Simulaion in 3D SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD

High Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications

Diode Limiters or Clipper Circuits

1200 V SiC Super Junction Transistors operating at 250 C with extremely low energy losses for power conversion applications

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

Study of Novel Power Semiconductor Devices for Performance and Reliability.

Investigation of Short-circuit Capability of IGBT under High Applied Voltage Conditions

A New Generation of Asymmetric and Reverse Conducting GTOs and their Snubber Diodes

Modeling and Simulation of a 5.8kV SiC PiN Diode for Inductive Pulsed Plasma Thruster Applications

New Thyristor Platform for UHVDC (>1 MV) Transmission

IGBT Module Chip Improvements for Industrial Motor Drives

SiC Power Schottky Diodes in Power Factor Correction Circuits

Turn-Off Characteristics of SiC JBS Diodes

NOVEL 4H-SIC BIPOLAR JUNCTION TRANSISTOR (BJT) WITH IMPROVED CURRENT GAIN

APPLICATION NOTE ANxxxx. Understanding the Datasheet of a SiC Power Schottky Diode

Objective Type Questions 1. Why pure semiconductors are insulators at 0 o K? 2. What is effect of temperature on barrier voltage? 3.

Proposal of Novel Collector Structure for Thin-wafer IGBTs

Introduction to semiconductor technology

PHYSICS OF SEMICONDUCTOR DEVICES

NAME: Last First Signature

Chapter 1: Semiconductor Diodes

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Ch5 Diodes and Diodes Circuits

The Physics of Single Event Burnout (SEB)

Diodes and Applications

Key Questions ECE 340 Lecture 28 : Photodiodes

ECE 440 Lecture 29 : Introduction to the BJT-I Class Outline:

Modeling And Optimization Of Body Diode Reverse Recovery Characteristics Of Ldmos Transistors

Electron Devices and Circuits (EC 8353)

A Study of Switching-Self-Clamping-Mode SSCM as an Over-voltage Protection Feature in High Voltage IGBTs

AS THE GATE-oxide thickness is scaled and the gate

Comparison of Different Cell Concepts for 1200V- NPT-IGBT's

Insulated Gate Bipolar Transistor (IGBT)

Stability of Electrical Characteristics of SiC Super Junction Transistors under Long- Term DC and Pulsed Operation at various Temperatures

Wish you all Very Happy New Year

Intrinsic Semiconductor

High Performance Lateral Schottky Collector Bipolar Transistors on SOI for VLSI Applications

APPLICATION TRAINING GUIDE

Temperature-Dependent Characterization of SiC Power Electronic Devices

Basic Electronics Important questions

Simulation of new P-type strip detectors with trench to enhance the charge multiplication effect in the n- type electrodes

Discuss the basic structure of atoms Discuss properties of insulators, conductors, and semiconductors

Introduction. Figure 2: The HiPak standard (left) and high-insulation (right) modules with 3300V SPT + IGBT technology.

CHAPTER 8 The pn Junction Diode

Experimental characterization and numerical analysis of the 4H-SiC p-i-n diodes static and transient behaviour

ADVANCED POWER RECTIFIER CONCEPTS

IGBT Press-packs for the industrial market

Electronics I. Midterm #1

Transcription:

A Physics-Based Model for Fast Recovery Diodes with Lifetime Control and Emitter Efficiency Reduction Chengjie Wang, Li Yin, and Chuanmin Wang Abstract This paper presents a physics-based model for the high-voltage fast recovery diodes. The model provides a good trade-off between reverse recovery time and forward voltage drop realized through a combination of lifetime control and emitter efficiency reduction techniques. The minority carrier lifetime can be extracted from the reverse recovery transient response and forward characteristics. This paper also shows that decreasing the amount of the excess carriers stored in the drift region will result in softer characteristics which can be achieved using a lower doping level. The developed model is verified by experiment and the measurement data agrees well with the model. Keywords Emitter efficiency, lifetime control, P-i-N diode, physics-based model T I. INTRODUCTION HE high-voltage fast recovery diode (FRD) is one of the most important elements of the power electronics circuits. The most significant demands imposed on fast power diodes are short reverse recovery time together with low operating power dissipation (lower forward voltage drop) and high breakdown voltage. Also, the reverse recovery softness S is very important to avoid oscillations in circuit which can be destructive under certain conditions. Nowadays, it is generally recognized that the most challenging task for the FRD performance improvement is the appropriate design of the trade-off between forward voltage drop and reverse transient characteristics. This trade-off is dependent upon a number of factors such as the epilayer width, the distribution of the deep level impurities, the doping profile and so on. Among these factors, lifetime (τ) is the most critical parameter for device characteristics. Many techniques of lifetime control have been developed to reduce the lifetime in the drift region to increase the switching speed or reduce the on state losses. The often used methods include the noble metal diffusion (gold or platinum) [1] and ion irradiation (helium or protons) [2]. Also, the recovery behavior of FRD can be improved by adjusting the efficiency of the emitters (anode emitter usually). Various concepts to reduce the anode emitter Chengjie Wang is with the Beijing Microelectronics Tech. Institution (BMTI), Beijing, 100076 CHINA (phone:152-1054-8650; e-mail: wangchj16@gmail. com ). Li Yin is with the Beijing Microelectronics Tech. Institution (BMTI), Beijing, 100076 CHINA. She is now a senior engineer of Power Device Department. (e-mail: yinlibeijing@163.com). Chuanmin Wang is with the Beijing Microelectronics Tech. Institution (BMTI), Beijing, 100076 CHINA. He is now the research professor of Power Device Department. (e-mail: chmwang@21cn.com). efficiency have been suggested and investigated in the past. For example, the merged pin/schottky (MPS) diode in [3], the self-adjusting p-emitter diode (SPEED) in [4] [5] and the hybrid diode in [6], the main idea of these concepts is to reduce the amount of carriers injected on the anode side for a better device behavior.this paper presents a physics-based FRD model which combines lifetime control with emitter efficiency reduction by means of reducing the emitter doping. The model could accurately predict both forward drop and reverse recovery switching characteristics. The excess minority carrier distribution during reverse recovery is analyzed to get a soft recovery performance. By simulating the turn-off transient response of a p-i-n diode, the minority carrier lifetime can be extracted. The physics-based rectifier model is developed in the Medici device simulator and the Tsuprem4 semiconductor process simulator realizing the physical, electrical and mixed-mode simulation. The paper is organized as follows: Section II describe the diode design and the test circuit used for the simulation. Section III depicts the simulation model with lifetime control and emitter efficiency reduction while the validation for the FRD model with experiment data is presented in Section IV. II. DIODE SIMULATION MODEL A. Diode Structure The analyzed device used in the modeling and characterization study is a planar fast recovery diode with reverse breakdown voltage as high as 1700V. The starting material is 85Ω cm <111> oriented N-type float zone silicon. The vertical structure is the traditional P + N - N + structure with the N - -layer and N + -layer are created by diffusion. The width of N - drift region is about 175µm. The peak concentration of backside diffused N + region is about 1 10 20 cm -3 with a diffusion transition region of approximately 80 µm. The P + emitter doping level at the anode contact is set 1 10 18 cm -3 as a reference. The depth of the pn junction is about 8um. The effective area of the diode is set at 50 cm 2 to achieve a rated forward current of 100A. The 1700V reverse breakdown voltage is achieved by utilizing a multiple field limiting ring edge termination coupled with high resistivity poly-silicon floating field plate. The floating field ring which can be fabricated in a single mask step together with the P + -type anode layer is used for improving the breakdown voltage. The field plates are designed to extend over 7

the space between the junctions. The field plates reduce the electric field at the edges of all the junctions and also prevent mobile ions from entering the field oxide. A cross section of the device is shown in Fig. 1. The doping profile is shown in Fig. 2. Fig. 1 Cross-section of the fast recovery diode Fig. 2 Doping pro files of the diode structure from anode's surface B. Test Circuit In order to analyze the diode reverse recovery characteristics, a ramp RL test circuit is used to simulate the transient response as shown in Fig.3 [7]. This circuit model is adequate for investigating the diode reverse recovery characteristics. It retains the essential features of inductive switching behavior. Fig. 3 Schematic of reverse recovery circuit used in the mixed-mode simulation The applied voltage is set by a time dependent voltage source through a piecewise linear function. The known forward current I F through the DUT, must flow for a sufficient period of time allowing the diode to reach its stable conduction state. I F can be adjusted by the resistor R. The circuit inductance L C is given a value of 0.3uH, while R C had a value of 0.1Ω. The diode conducted a forward current of 1A which is then ramped by the application of a reverse voltage of 30V. The commutating di/dt is controlled via the circuit inductance L and the applied reverse voltage V R, therefore di/dt is equal to 100A/us. III. SIMULATION MODEL DEVELOPMENT In order to analyze both static and dynamic characteristics of all structures, two-dimensional device simulator Medici is used after a satisfactorily results from the technological simulation following by the generation of device structure using the process simulator Tsuprem4. The numerical analysis is carried out using the Newton method by solving the Poisson and continuity equations.during the simulation, different Medici physical models have been used in addition to the default models to accurately predict the device characteristics. Thus, it allows take into account concentration and high electric-field dependent mobility as well as general model for degradation of mobility with transverse electric field applying all over the device not just at surface. Carrier-carrier scattering is included to account for ambipolar transport effects. Recombination mechanisms include Auger recombination and the Shockley-Read-Hall (SRH) recombination process with doping dependent lifetime and a single recombination level in the center of the band gap. Bandgap narrowing as well as temperature dependent lifetime are taken into account in the simulation. The model used to simulate avalanche breakdown ionization for the reverse biased condition includes carrier generation due to impact ionization. Temperature operation is set at 298K (room temperature). In order to obtain beneficial static characteristics and to optimize the dynamic diode behavior for both high di/dt and high dv/dt applications, two important approaches have been taken: A) Lifetime control: adjusting the carrier lifetime in the drift-region of device B) Emitter efficiency reduction: adjusting the efficiency of the emitters by their doping profile A. Lifetime Control The lifetime value of the carriers in the drift-region is one of the most important design parameters for a P-i-N diode. Reduction of on state losses or increasing of diode speed are achieved through modifications of carrier lifetime. The lifetime of the carriers can be extracted by simulating the reverse recovery and forward drop characteristics.in the simulation, the values of lifetime are set at 50ns, 300ns, 500ns, 1us.The test circuit conditions for the reverse recovery characteristics are kept at the reference values: V R =30V, di/dt=100a/us, I F =1A.The reverse recovery waveforms of the FRD with different lifetime values are shown in Fig. 4. The FRD model predicts that the reverse recovery time (t rr ) decreases gradually when the lifetime is reduced. However, lower lifetime values results in a harder snappy recovery with oscillations, caused by sudden disappearance of minority carriers stored in the drift-region. Also, the increase of peak reverse current as lifetime increases can be clearly observed. The voltage waveforms of the forward drop predicted by the model with variable lifetime values are shown in Fig. 5. It can be seen that, the forward drop of the FRD increases steeply as the lifetime decreases from 1us to 50ns. This means the current density of the FRD decreases when the lifetime increases. A trade-off between the switching speed and the forward voltage drop is 8

observed, as expected. of I F =1A. The simulation results of the reverse recovery and forward characteristic for the model are shown in Table I. It can be seen that when the lifetime value is between 200ns and 250ns which can be achieved through a specific lifetime control process (platinum doping or electron irradiation), both the reverse recovery time and forward voltage meet the design requirement. B. Emitter Efficiency Reduction TABLE I VF AND TRR FOR DIFFERENT LIFETIME VALUES τ (ns) trr (ns) V F (volts) Fig. 4 Reverse recovery waveforms for various values of lifetime: 50ns, 300ns 500ns 1us 150 82 3.2 200 88 2.3 250 93 2.1 300 110 1.7 Fig. 5 Forward voltage drop waveforms for various values of lifetime: 50ns, 300ns 500ns 1us A way to verify that the diode has the right lifetime value is to try to match both reverse recovery and forward characteristics using the lifetime model. From the simulation above, low forward voltage demands the value of carrier lifetime as high as possible while high switching speed needs lifetime value stay at a low level. Therefore, the lifetime is chosen by the demand of the device performance (V F, t rr, S etc.). Considering the commercial high-voltage FRD on the market, the forward voltage V F for the 1700V/100A FRD simulation model should be less than 2.5V and the reverse recovery time t rr should be less than 100ns at the test condition In order to prevent the snappy recovery due to the low carrier lifetime, certain design consideration must be taken into account to minimize the effects of any current nonuniformities. Using emitter efficiency reduction techniques could achieve a desirable soft recovery performance. This improvement is due to the fact that the reduced carrier concentration in the drift-region takes to a faster extraction of the carriers during reverse recovery, which resulting in less reverse current peak and faster reverse recovery. It is desirable for the reduction of switching power losses. Actual devices tend to increase end region recombination effects, that is, to reduce end region emitter efficiency, since the increase of end region recombination results in an improvement of dynamic behavior [8] [9]. Fig. 6 shows the reverse recovery current waveforms for the diode with different doping level. The lifetime is set at 250ns as simulated above while the other of the other parameters of the diode are kept at their reference values. As can be seen in Fig. 6, the value for the reverse recovery time increases from 81ns to 93ns to 101ns as the doping level increases from 1 10 17 cm -3 to 1 10 18 cm -3 to 1 10 19 cm -3, while the forward voltage stay around 2.2V with very little change as shown in Fig. 7. It is clear that snappiness occurs at higher doping levels, while a softer recovery occurs at lower levels. Obviously, lower emitter efficiency improves the reverse recovery characteristic greatly with a remarkable forward voltage performance. 9

Fig. 6 Reverse recovery waveforms for the diode model with different doping level: 1 10 17 cm -3, 1 10 18 cm -3, 1 10 19 cm -3 Fig. 7 Forward I-V curves of the diode model with different doping level: 1 10 17 cm -3, 1 10 18 cm -3, 1 10 19 cm -3 (a) Low P emitter doping (1 10 17 cm -3 ) (b) High p emitter doping (1 10 19 cm -3 ) Fig. 8 Excess minority carrier distribution during reverse recovery for different emitter doping level Fig. 8 shows the excess minority distribution during reverse recovery transient with different emitter doping. A higher emitter doping level will result in a higher concentration of minority carriers stored near the P + N - junction than on the N - N + side as shown in Fig. 8 (b). The total amount of stored charge is larger in this case, therefore a longer period is needed to clear the P + N - junction from these excess carriers, meanwhile this extra time will lead to an extra removal of carriers from the P + N - side, causing the depletion layer to build up on both ends. This will lead to the disappearance of charge near the N - N + junction which is crucial for soft recovery characteristics of the diode. As can be seen in this case the amount of stored excess carriers is vital to determine whether the diode will be snappy or soft. A conclusion can be reached here that decreasing the amount of the excess carriers stored in the drift region from the P + N - junction to the N - N + junction will result in softer characteristics, reducing the possibility of a space charge region building up at both ends. IV. MODEL VALIDATION According the model simulated above, the FRD is fabricated using <111> oriented N-type float zone silicon. The lifetime control is implemented by platinum diffusion used to achieve the lifetime value obtained in the model. Some process parameters are extracted by the Tsuprem-4 process simulator, such as junction driven-in time, implanted dose and so on. In order to reduce the emitter efficiency, the doping level and the junction depth have to be reduced. Fig. 9 shows the reverse recovery current waveforms for V R =30V/I F =1A operating conditions. As can be seen, the figure shows a very soft recovery characteristics and low peak reverse recovery current. The reverse recovery time t rr of the experiment is 79ns while the t rr of the simulation model is 82ns. The simulation results in Fig. 6 with 1 10 17 cm -3 doping level and lifetime control show a good agreement in reverse recovery time t rr and the softness S with the experimental data. The reverse recovery current I RR of simulation is not equivalent to that of experimental data, since it is very difficult to incorporate all unknown circuit parasitic in the simulation. Fig. 10 displays the forward static characteristics of experimental FRD and the physics-based model. The simulated behavior of diode model 10

closely matches that of the experimental measurements. It is shown that the FRD model proposed could accurately predict both forward drop and reverse recovery characteristics. Fig. 9 Experimental reverse recovery waveform at di/dt=100a/us, I F =1A, V R =30V, (0.4A/div, 50ns/div) REFERENCES [1] M. Valdinoci, L. Colalongo, A. Pellegrini, and M. Rudan, Analysis of Conductivity Degradation in Gold/Platinum Doped Silicon, IEEE Trans. Electron Devices, vol. 43. No. 12, pp. 2269-2275. Dec 1996. [2] V. Raineri, G. Fallica, S. Libertino, Lifetime control in silicon devices by voids induced by He ion implantation, Journal of Applied Physics 79 (12), 15, June 1996. [3] B. J. Baliga, Analysis of a High-Voltage Merged p-i-n/schottky (MPS) Rectifier, IEEE Electron Device Letters, Vol. EDL-8, No. 9, pp. 407, September 1987. [4] Heinrich Schlangenotto, Josef Sefarin, Friedhelm Sawitzki, Helmut Maeder, Improved Recovery of Fast Power Diodes with Self-Adjusting p Emitter Efficiency, IEEE Electron Device Letters, Vol. 10, No. 7, July 1989, pp. 322-324. [5] Manoj Mehrota and B. J. Baliga, Comparison of High Voltage Power Rectifier Structures, Proc. ISPSD, 1993, pp.199-204. [6] H. Schlangenotto, M. Fullmann, A Hybrid FAST Recovery Diode with strongly Improved Reverse Recovery, 5th EPE Conference, Brighton, U. K. 1993, pp. 185-190. [7] M.T. Rahimo and, N.Y.A. Shammans, Test and Characterization of Modern Fast Power Diodes for High Speed Switching Applications, IEEE Conference on Power Electronics and Variable Speed Drives, September 2000. pp. 103-108. [8] S. P. Pendharkar, M. Trivedi, K. Shenai, Dynamics of reverse recovery of high-power P-i-N diodes, IEEE Trans. on Electron Devices, vol. 43, no. 1, pp. 142-149, 1996. [9] F. Cappelluti, F.Bonani, M.Furno, G.Ghione, R.Carta, L. Bellemo, C. Boc-chiolaand, L. Merlin, Physics-based mixed-mode reverse recovery modeling and optimization of Si PiN and MPS fast recovery diodes, Proc. of ISPS'04, Prague, pp. 67-73. Fig. 10 Forward voltage drop for the FRD. Solid line: the simulation model; dotted line: experimental (10A/div,0.5V/div) V. CONCLUSIONS The physics-based fast recovery diode model has been successfully developed based on the physical process in the semiconductor device. In the model, a good trade-off between forward voltage drop and reverse transient characteristics is obtained result from the combination of lifetime control and emitter efficiency reduction techniques. A series of simulations is implemented in order to get a desirable match between the forward drop and the reverse recovery time. The model has been test for various operating conditions and a very close agreement is found between simulation and experimental data. Also, the excess carriers stored in the drift region are analyzed and a very soft recovery performance and low peak reverse recovery current are achieved in the reverse recovery characteristics. 11