EE 435. Lecture 5 Spring Fully Differential Single-Stage Amplifier Design

Similar documents
EE 435. Lecture 5 Spring Fully Differential Single-Stage Amplifier Design

EE 435. Lecture 6: Current Mirrors Signal Swing

EE 435. Lecture 4 Spring Fully Differential Single-Stage Amplifier Design

EE 435. Lecture 4 Spring Fully Differential Single-Stage Amplifier Design

EE 435. Lecture 8: High-Gain Single-Stage Op Amps. -folded cascode structures

EE 435. Lecture 10: Folded-Cascode Amplifiers Current Mirror Op Amps

EE 435 Lecture 12. OTA circuits. Cascaded Amplifiers. -- Stability Issues. -- Two-Stage Op Amp Design

EE 435. Lecture 10: Current Mirror Op Amps

EE 435 Lecture 11. Current Mirror Op Amps -- Alternative perspective -- Loop phase-shift concerns. OTA circuits

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

ECEN474: (Analog) VLSI Circuit Design Fall 2012

Analog Integrated Circuits. Lecture 6: Noise Analysis

EE 435. Lecture 7: Signal Swing Measurement/Simulation of High Gain Circuits Laboratory Support

Cascode Configuration

EE 434 Lecture 22. Properties of Bipolar Devices

Differential Amplifier

Design Of The Miller Opamp

EE 330 Lecture 33. High Gain Amplifiers Current Sources and Mirrors The Cascode Configuration

A New Architecture for Rail-to-Rail Input Constant-g m CMOS Operational Transconductance Amplifiers

EE 435. Lecture 17. Compensation of Feedback Amplifiers

Final Exam Spring 2012

CMOS Operational-Amplifier

TELETRONICS INTERNATIONAL

ECNG3032 Instrumentation Systems. Lecture Note 9

AMPLIFIER DESIGN FOR FAST SETTLING PERFORMANCE

EE 435 Lecture 15. Two-Stage Op Amp Design

DESIGN OF SECOND ORDER BUTTERWORTH HIGHPASS FILTER USING CMOS TECHNOLOGY

CMOS Operational-Amplifier

Lecture 17. Differential Amplifiers II Current Mirror Load and Single-Ended Output

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

Chapter 4. Junction Field Effect Transistor Theory and Applications

PDm200 High Performance Piezo Driver

Differential Amplifier with Active Load

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications

Applied Electronics II

A Gate-Leakage Insensitive 0.7-V 233-nW ECG Amplifier using Non-Feedback PMOS Pseudo-Resistors in m N-well CMOS

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Operational Amplifiers

CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS

A CURRENT MIRROR BASED TWO STAGE CMOS CASCODE OP-AMP FOR HIGH FREQUENCY APPLICATION

PDm200B High Performance Piezo Driver

A DYNAMIC LATCHED COMPARATOR WITH BUILT-IN OFFSET CALIBRATION. Cui, Ji; Tani, Sadahiro; Ohara, Kenji; Hirai, Yusaku; Matsuoka, Toshimasa

F9 Differential and Multistage Amplifiers

Electronically-Controlled Current-Mode Second Order Sinusoidal Oscillators Using MO-OTAs and Grounded Capacitors

A CMOS Multi-Output Cross-Coupled Gain-Boosting Current- Mode Integrator

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here

Analog Integrated Circuits. Lecture 4: Differential Amplifiers

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Chapter 12 Opertational Amplifier Circuits

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

GBM8320 Dispositifs Médicaux Intelligents

A High-Gain, Low-Noise GHz Ultra-Wideband LNA in a 0.18μm CMOS

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

EE 330 Class Seating

Analysis of Active Feedback and its Influence on UWB Low Noise Amplifier

GBM8320 Dispositifs Médicaux Intelligents

Solid State Devices & Circuits. 18. Advanced Techniques

BJT Amplifier. Superposition principle (linear amplifier)

ECEN 474/704 Lab 6: Differential Pairs

EE 230 Lecture 23. Nonlinear Op Amp Applications. Waveform Generators

ECEN326: Electronic Circuits Fall 2017

Improved Modeling of Sigma- Delta Modulator Non- Idealities in SIMULINK

About the Tutorial. Audience. Prerequisites. Copyright & Disclaimer. Linear Integrated Circuits Applications

Applied Electronics II

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

Three Phase Inverter Simulation using Sinusoidal PWM Technique

Design of a Wide Tuning-Range, High Swing Fully Differential CMOS VCO with a Differential Tunable Active Inductor

Single Stage Amplifier

Design methodology of Miller frequency compensation with current buffer/amplifier

ECE 546 Lecture 12 Integrated Circuits

Chapter 4: Differential Amplifiers

Chapter 8 Differential and Multistage Amplifiers

Operational Amplifiers

EE 435. Lecture 24. Offset Voltages Common Mode Feedback Circuits

Third Op.amp. Abstract. 1. Introduction. Treatment. electronically. respect to the. aharashtra, India. responses, gains, tion. A S A 0.

Combination Notch and Bandpass Filter

General Purpose Operational Amplifiers

Lecture 16: Small Signal Amplifiers

Give the circuit schematic, citation information, and briefly summarize the useful properties that the author claims for this circuit.

Dual-mode Multiphase Sinusoidal Oscillator using CDBAs

UNIT I. Operational Amplifiers

VOLTAGE REGULATORS. A simplified block diagram of series regulators is shown in the figure below.

Lecture 2 - A Analog Signal Conditioning

Common mode rejection ratio

You will be asked to make the following statement and provide your signature on the top of your solutions.

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

You will be asked to make the following statement and provide your signature on the top of your solutions.

Realization of current-mode KHN-equivalent biquad filter using ZC-CFTAs and grounded capacitors

3.3V Single and Dual Axis Automotive imems Accelerometers AD22300, AD22301, AD22302

Experiment 1: Amplifier Characterization Spring 2019

Differential Amplifiers/Demo

Improving Amplifier Voltage Gain

Chapter Goal. Zulfiqar Ali

Microelectronic Circuits. Feedback Amplifiers. Slide 1. Lecture on Microelectronics Circuits. BITS Pilani, Dubai Campus. Dr. Vilas

Fall 2009 ElEn 256 Analog and Digital Signal Processing

ELECTRONICALLY ADJUSTABLE TRIPLE-INPUT SINGLE-OUTPUT FILTER WITH VOLTAGE DIFFERENCING TRANSCONDUCTANCE AMPLIFIER

CMOS Fully Differential Feedforward-Regulated Folded Cascode Amplifier

The Differential Amplifier. BJT Differential Pair

Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages. November 17, 2005

V o2 = V c V d 2. V o1. Sensor circuit. Figure 1: Example of common-mode and difference-mode voltages. V i1 Sensor circuit V o

Transcription:

EE 435 ecture 5 Sprin 06 ully Differential Sinle-Stae mplifier Desin Common-mode operation Desin of basic differential op amp Slew Rate The Reference Op mp

Review from last lecture: Determination of op amp characteristics from quarter circuit characteristics -- The differential ain -- Small sinal Quarter Circuit Small sinal differential amplifier DD I XX IN OUT OUT d BB d OUT OQC BW GB SS G G C G G M M Odif f G GB C GM G G M I BIS G G BW C or SS Note: actor of 4 reduction of ain

Review from last lecture: Sinle-stae low-ain differential op amp -- The differential ain -- DD B M 3 M 4 OUT SS IN M M IN Quarter Circuit Sinle-Ended Output : Differential Input Gain (s) sc m O O m O m GB C B M 5 Need a CMB circuit to establish b 3

Review from last lecture: Common-Mode and Differential-Mode nalysis Consider any output voltae for any linear circuit with two inputs inear Circuit B OUT c = + OUT= + OUT = c c + dd - d= - OUT = c + d Implication: Can solve a linear two-input circuit by applyin superposition with and as inputs or by applyin c and d as inputs Implication: In a circuit with = -, C =0 we obtain = OUT d d 4

Review from last lecture: Common-Mode and Differential-Mode nalysis Extension to differential outputs and symmetric circuits OUT inear Circuit OUT E E B B Differential Output Symmetric Circuit with Symmetric Differential Output Theorem: The differential output for any linear network can be expressed equivalently as OUT= + or as OUT = c c + dd and superposition can be applied to either and to obtain and or to c and d to obtain c and d Theorem: The symmetric differential output voltae for any symmetric linear network excited at symmetric nodes can be expressed as OUT = d d where d is the differential voltae ain and the voltae d = - 5

Common-Mode and Differential-Mode nalysis Consider any output voltae for any linear circuit with two inputs inear Circuit OUT B OUT= + OUT = c c + dd inear Circuit B OUT d inear Circuit B OUT d inear Circuit B OUT c inear Circuit B OUT c Sinle-Ended Superposition Difference-Mode/Common-Mode Superposition 6

Common-Mode and Differential-Mode nalysis Consider an output voltae for any linear circuit with two inputs inear Circuit OUT B OUT = c c + dd Difference-Mode/Common-Mode Superposition is almost exclusively used for characterizin mplifiers that are desined to have a lare differential ain and a small common-mode ain nalysis to this point have focused only on the circuit on the left d inear Circuit B OUT inear Circuit c B d OUT c 7

erformance with Common-Mode Input DD DD OUTC c BB c OUTC OUTC c BB c OUTC I BIS SS Sinle-Ended Outputs Tail-Current Bias DD Sinle-Ended Outputs Tail-oltae Bias DD OUT c BB ODC c OUT OUT c BB ODC c OUT I BIS SS Differential Output Tail Current Bias Differential Output Tail oltae Bias 8

erformance with Common-Mode Input Consider tail-current bias amplifier DD DD OUTC c BB c OUTC OUTC BB I BIS c DD OUTC BB OUTC I BIS / c c Common-Mode Half-Circuit I BIS I SYM I BIS 9

erformance with Common-Mode Input Consider tail-current bias amplifier DD G BB OUTC OUTC C G M G c I BIS / X OUTC sc+g +G +G M = G x C = + X XG - G M = OUTC G Solvin, we obtain Common-Mode Half-Circuit OUTC =0 thus C =0 (Note: Have assumed an ideal tail current source in this analysis C will be small but may not vanish if tail current source is not ideal) 0

erformance with Common-Mode Input Consider tail-voltae bias amplifier DD DD OUTC c BB c OUTC OUTC BB SS c DD SS OUTC c BB c OUTC Common-Mode Half-Circuit SS I SYM SS

erformance with Common-Mode Input Consider tail-voltae bias amplifier DD G OUTC BB C G M G OUTC c SS OUTC M = C sc+g +G +G = 0 Common-Mode Half-Circuit Solvin, we obtain OUTC -G = M C= C sc+g +G This circuit has a rather lare common-mode ain and will not reject common-mode sinals Not a very ood differential amplifier

EE 435 ecture 5 Sprin 06 ully Differential Sinle-Stae mplifier Desin Common-mode operation Desin of basic differential op amp Slew Rate The Reference Op mp 3

Recall Sinle-stae low-ain differential op amp DD B M 3 M 4 OUT SS IN M M IN Quarter Circuit Sinle-Ended Output : Differential Input Gain (s) sc m O O m O m GB C B M 5 Need a CMB circuit to establish b 4

Desin of Basic Sinle-stae low-ain differential op amp (s) sc O O m O m DD B M 3 M 4 OUT IN M M IN GB m C What are the number of derees of freedom? (assume DD, fixed, Symmetry) B M 5 Natural arameters: W W3 W,, 5, B,B 3 5 ractical arameters:,,, EB EB3 EB5 Need a CMB circuit to establish b Constraints: I D5 ;I D3 Net Derees of reedom: 4 Will now express performance characteristics in terms of ractical arameters 5

Desin of Basic Sinle-stae low-ain differential op amp DD B M 3 M 4 OUT SS IN M M IN Quarter Circuit Sinle-Ended Output : Differential Input Gain m (s) sc O m O 0 O m GB C λ λ 3 B EB M 5 Need a CMB circuit to establish b GB C DD Have 4 derees of freedom but only two practical variables impact 0 and GB so still have DO after meet 0 and GB requirements 6 EB

Sinle-stae low-ain differential I/O op amp Quarter Circuit OD O O DD B M 3 M 4 OUT OUTD OUT IN M M IN (s) sc m O O m GB C SS Differential Output : Differential Input Gain m O 0 λ λ 3 EB GB C Have 4 derees of freedom but only two practical variables impact 0 and GB so still have DO after meet 0 and GB requirements Need a CMB circuit to establish B or B B DD M 5 EB 7

Expressions valid for both tail-current and tail-voltae op amp Recall: OUT DD B M 3 M 4 IN M M IN OUT OUT DD B M 3 M 4 OUT IN M M IN W W, 3, B 3 So which one should be used? Common-mode input rane lare for tail current bias Improved rejection of common-mode sinals for tail current bias Two extra desin deree of freedom for tail current bias Improved output sinal swin for tail voltae bias (will show later) B M 5 W W3 W,, 5, B,B3 3 5 9

Slew Rate Definition: The slew rate of an amplifier is the maximum rate of chane that can occur at an output node IN (t) mplifier OUT (t) IN (t) IN (t) t t OUT (t) OUT (t) Slope = SR - t Slope = SR + SR is a nonlinear lare-sinal characteristic Input is over-driven (some devices in amplifier usually leave normal operatin reion) Hard input overdrive depicted in this fiure Manitude of SR + and SR - usually same and called SR (else SR + and SR - must be iven) t 0

Slew Rate DD B M 3 M 4 OUT OUT IN M M IN B M 5 With step input on IN+, all tail current (I T ) will o to M thus turnin off M thus current throuh M 4 which is ½ of I T will o to load capacitor The I- characteristics of any capacitor is d I=C dt Substitutin I=I T /, = OUT+ and C= obtain a voltae ramp at the output thus + + dout IT SR dt C C DD ractical parameter domain

Slew Rate DD B M 3 M 4 OUT OUT IN M M IN B M 5 It can be similarly shown that puttin a neative step on the input steer all current to M thus the current to the capacitor will be I T minus the current from M which is still I T /. This will cause a neative ramp voltae on OUT+ of value + - dout IT SR dt C C DD Since the manitude of SR + and SR - are the same, obtain a sinle SR for the amplifier of value SR C DD

IT SR C Sinle-stae low-ain differential op amp Consider sinle-ended output performance : Will term this the reference op amp Will make performance comparisons of other op amps relative to this (s) sc mixed parameters m O= O + C m GB m O 0 GB practical parameters λ SR λ C DD DD 3 EB EB IN OUT DD B M 3 M 4 M M B The Reference Op mp (CMB not shown) IN IN M 9 OUT OUT 3 IN

Reference Op mp sinle-ended output IN OUT DD B M 3 M 4 M M OUT IN (s) sc mixed parameters m O= O + m GB C m O practical parameters 0 GB λ λ C DD 3 EB EB B M 9 IT SR C SR DD The Reference Op mp (CMB not shown) This is probably the simplest differential input op amp and is widely used Will o to more complicated structures only if better performance is required 4

mplifier Structure Summary Common Source Small Sinal arameter Domain O m O GB C m ractical arameter Domain Common Source O λ EB GB C DD EB Small Sinal arameter Domain Reference Op mp O O m C m GB SR λc 0 ractical arameter Domain Reference Op mp 0 λ λ 3 EB GB C DD EB SR DD 5

Reference Op mp sinle-ended output What basic type of amplifier is this op amp? DD B M 3 M 4 OUT OUT IN M M IN oltae Transconductance I T B M 5 Transresistance Current (s) sc m O 6

Reference Op mp sinle-ended output What basic type of amplifier is this op amp? Does it really matter? Transconductance DD B M 3 M 4 OUT OUT IN M M IN oltae Transconductance I T B M 5 (s) sc m O Transresistance Current 7

End of ecture 5 8