Aries Kapton CSP socket

Similar documents
Aries QFP microstrip socket

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Aries Center probe CSP socket Cycling test

Aries Kapton CSP socket Cycling test

Aries CSP microstrip socket Cycling test

Probe Card Characterization in Time and Frequency Domain

T est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS

ARCHIVE Gert Hohenwarter, Ph.D. President Gatewave Northern, Inc. ABSTRACT

B2501 B Series 0.5mm (.0197) Pitch

Aries. CSP center probe socket. prepared by. Gert Hohenwarter. DC Measurement Results

High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)

High Speed Characterization Report

High Speed Characterization Report

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.

GigaTest Labs CINCH 1 MM PITCH CIN::APSE LGA SOCKET. Final Report. August 31, Electrical Characterization

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

Aries. QFP microstrip socket. prepared by. Gert Hohenwarter. DC Measurement Results

High Speed Characterization Report

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

High Speed Characterization Report

High Data Rate Characterization Report

High Data Rate Characterization Report

Improving TDR/TDT Measurements Using Normalization Application Note

High Data Rate Characterization Report

GrypperG Contact 0.4 Pitch, 0.25 Ball Diameter 0.5 Pitch, 0.25 Ball Diameter RF CHARACTERIZATION SUMMARY TEST OBJECTIVE

High Speed Characterization Report

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

Fuzz Button interconnects at microwave and mm-wave frequencies

High Speed Characterization Report

High Data Rate Characterization Report

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

Amateur Extra Manual Chapter 9.4 Transmission Lines

High Speed Characterization Report

IEEE CX4 Quantitative Analysis of Return-Loss

Application Note 5525

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

High Speed Characterization Report

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements

Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements

Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis

The Impact Of Signal Jumping Across Multiple Different Reference Planes On Electromagnetic Compatibility

Validation & Analysis of Complex Serial Bus Link Models

EQCD High Speed Characterization Summary

High Speed Characterization Report

DesignCon 2003 High-Performance System Design Conference (HP3-5)

High Speed Characterization Report

High Speed Characterization Report

Limitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices

RF Characterization Report

Managing Complex Impedance, Isolation & Calibration for KGD RF Test Abstract

RX Directional Antennas. Detuning of TX Antennas.

Improving CDM Measurements With Frequency Domain Specifications

Microwave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

High Speed Characterization Report

Design and Characterization of a Micro-Strip RF Anode for Large- Area based Photodetectors Orsay- Friday, June Hervé Grabas UChicago / CEA

Development of a noval Switched Beam Antenna for Communications

7. Experiment K: Wave Propagation

VLSI is scaling faster than number of interface pins

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

High Speed Characterization Report. Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail

1000BASE-T1 EMC Test Specification for Common Mode Chokes

Wafer-Level Calibration & Verification up to 750 GHz. Choon Beng Sia, Ph.D. Mobile:

Agilent Time Domain Analysis Using a Network Analyzer

ECEN 4634/5634, MICROWAVE AND RF LABORATORY

Design and experimental realization of the chirped microstrip line

Internal Model of X2Y Chip Technology

Logic Analyzer Probing Techniques for High-Speed Digital Systems

Keysight Technologies Using the Time-Domain Reflectometer. Application Note S-Parameter Series

MICROWAVE MICROWAVE TRAINING BENCH COMPONENT SPECIFICATIONS:

Vector Network Analyzers. Paul Coverdale VE3ICV

Tuesday 3/11/14 1:30pm

CHAPTER 4. Practical Design

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths

Accessories Selection Guide For Impedance Measurements. April 2005

Signal and Noise Measurement Techniques Using Magnetic Field Probes

PARAMETER CONDITIONS TYPICAL PERFORMANCE Operating Supply Voltage 3.1V to 3.5V Supply Current V CC = 3.3V, LO applied 152mA

Introduction to On-Wafer Characterization at Microwave Frequencies

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

EE290C - Spring 2004 Advanced Topics in Circuit Design

Time Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals

Antenna Matching Within an Enclosure Part II: Practical Techniques and Guidelines

Technician License. Course

Extraction of Frequency Dependent Transmission Line Parameters Using TDIUTDT Measurements

Texas Instruments DisplayPort Design Guide

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 37 F-matrix Simulation TDR

Microprobing with the Agilent 86100A Infiniium DCA

The Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates

The Principle V(SWR) The Result. Mirror, Mirror, Darkly, Darkly

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

The 2-Port Shunt-Through Measurement and the Inherent Ground Loop

PDN Probes. P2100A/P2101A Data Sheet. 1-Port and 2-Port 50 ohm Passive Probes

Technology in Balance

3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions

Taking the Mystery out of Signal Integrity

Transcription:

Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1

Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS... 8 Time domain... 8 Frequency domain... 12 SPICE MODELS... 32 Time domain... 33 Frequency domain... 35 2

Objective The objective of these measurements is to determine the rf performance of a Aries Kapton CSP socket. For G-S-G configurations, a signal pin surrounded by grounded pins is selected for the signal transmission. For G-S-S-G configurations, two adjacent pins are used with all other pins grounded. Measurements in both frequency and time domain form the basis for the evaluation. Parameters to be determined are pin capacitance and inductance of the signal pin, the propagation delay, and the attenuation to 40 GHz. Methodology Capacitance and inductance for the equivalent circuits were determined through a combination of measurements in time and frequency domain. Frequency domain measurements were acquired with a network analyzer (HP8722C). The instrument was calibrated up to the end of the 0.022" diameter coax probe. The probe was then connected to the fixture and the response measured from one side of the array. When the pins terminate into an open circuit, a capacitance measurement results. When a short circuit compression plate is used, inductance can be determined. Time domain measurements are obtained via Fourier transform from VNA tests. These measurements reveal the type of discontinuities at the interfaces plus contacts and establish bounds for digital system risetime and clock speeds. 3

Test procedures To establish capacitance of the signal pin with respect to the rest of the array, a return loss calibration is performed. Phase angle information for S11 is selected and displayed. When the array is connected, a change of phase angle with frequency can be observed. It is recorded and will be used for determining the pin capacitance. The self-inductance of a pin is found in the same way, except the Kapton CSP socket contact array is compressed by a metal plate instead of an insulator. Thus a short circuit at the far end of the pin array results. Again, the analyzer is calibrated and S11 is recorded. The inductance of the connection can be derived from this measurement. Setup Testing was performed with a test setup that consists of a brass plate that contains the coaxial probes. The DUT is aligned and mounted to that plate. The opposite termination is also a metal plate with coaxial probes, albeit in the physical shape of an actual device to be tested. 4

Figs. 1 and 2 show a typical arrangement base plate and DUT probe: Figure 1 Kapton CSP socket base plate example Figure 2 DUT plate The Kapton CSP socket and base plate as well as the DUT plate are then mounted in a test fixture as shown below in Fig. 3: 5

Figure 3 Test fixture This fixture provides for independent X,Y and Z control of the components relative to each other. X, Y and angular alignment is established once at the beginning of a test series and then kept constant. Z alignment is measured via micrometer and is established according to specifications for the particular DUT. Connections to the VNA are made with high quality coaxial cables with K connectors. 6

For G-S-S-G measurements, the ports are named as follows: Figure 4 Ports for the G-S-S-G measurements Signals are routed though two adjacent connections (light areas), unused connections are grounded (dark areas). 7

Measurements G-S-G Time domain The time domain measurements will be presented first because of their significance for digital signal integrity. TDR reflection measurements are shown in Figs. 5 to 7. TDR open 1.2 1.0 0.8 rho 0.6 0.4 0.2 0.0 @probe DUT -0.2-0.15-0.05 0.05 0.15 t [ns] GW N 502 Figure 5 TDR signal from an OPEN circuited Kapton CSP socket The reflected signals from the Kapton CSP socket (rightmost traces) show only a small deviation in shape from the original waveform (leftmost trace). The risetime is about 28.5 ps and is the same as that of the system with the open probe (28.5 ps). Electrical pin length is about 3.0 ps one way. 8

TDR SHORT 1.2 1.0 rho 0.8 0.6 @probe DUT 0.4 0.2 0.0-0.15-0.05 0.05 0.15 t [ns] Figure 6 TDR signal from an OPEN circuited Kapton CSP socket For the short circuited Kapton CSP socket the fall time is about 27.0 ps. This is again no increase over the system risetime of 27.0 ps. 9

TDR THRU 0.25 0.15 rho 0.05-0.05-0.15-0.25-0.15-0.05 0.05 0.15 t [ns] Figure 7 TDR measurement into a 50 Ohm probe The thru TDR response shows a slightly capacitive response. The peak corresponds to a transmission line impedance of 50.7 Ohms, the dip to 47.1 Ohms. The dip is possibly caused by fixture pad s presence to the socket material, which causes capacitive loading. 10

The TDT performance for a step propagating through the pin arrangement was also recorded: TDT THRU 1.2 1.0 0.8 rho 0.6 0.4 0.2 SYSTEM DUT 0.0-0.15-0.05 0.05 0.15 t [ns] Figure 8 TDT measurement The TDT measurements for transmission no contribution to risetime from the socket (10-90% RT = 30.0 ps, the system risetime is 30.0 ps). The added delay at the 50% point is 2.5 ps. There is no significant signal distortion. If the 20%-80% values are extracted, the risetime is 19.5 ps vs. 19.5 ps system risetime. 11

Frequency domain Network analyzer reflection measurements for a single sided drive of the signal pin with all other pins open circuited at the opposite end were performed to determine the pin capacitance. The analyzer was calibrated to the end of the probe and the phase of S11 was measured. From the curve the capacitance of the signal contact to ground can be determined (see Fig. 10). 250 150 S11 (f) S11 [deg] 50-50 -150-250 0 10 20 30 40 f [GHz] Figure 9 S11 phase (f) for the open circuited signal pin 12

S11 (f) S11 [db] 2 0-2 -4-6 -8-10 0 10 20 30 40 f [GHz] Figure 10 S11 magnitude (f) for the open circuited signal pin While ideally the magnitude of S11 should be unity (0 db), loss, radiation and resonances in the array are likely contributors to noticeable return loss for the open circuited pins at elevated frequencies. 13

C (f) 0.30 0.25 0.20 C [pf] 0.15 0.10 0.05 0.00 0.0 10.0 20.0 30.0 40.0 f [GHz] Figure 11 C(f) for the open circuited signal pin Capacitance is 0.05 pf. The Smith chart measurement for the open circuit shows no resonances toward the upper frequency limit of 40 GHz. Only a small loss term is present. 14

1 GWN 903 Figure 12 Reflections from the open circuited Kapton CSP socket To extract the pin inductance, the same types of measurements were performed with a shorted pin array. Shown below is the change in reflections from the Kapton CSP socket. Calibration was established with a short placed at the end of the coax probe. 15

S11 (f) S11 [deg] 250 200 150 100 50 0-50 -100-150 -200-250 0 10 20 30 40 f [GHz] Figure 13 S11 phase (f) for the short circuited case 16

S11 (f) S11 [db] 2 0-2 -4-6 -8-10 0 10 20 30 40 f [GHz] Figure 14 S11 magnitude (f) for the short circuited case A small loss exists, possibly the result of radiation and dielectric loss and calibration uncertainties. The phase change corresponds to an inductance of 0.11 nh (see Fig. below). 17

L (f) L [nh] 0.50 0.45 0.40 0.35 0.30 0.25 0.20 0.15 0.10 0.05 0.00 0.0 10.0 20.0 30.0 40.0 f [GHz] Figure 15 L(f) for the Kapton CSP socket 18

1 GWN 903 Figure 16 Short circuit response in the Smith chart Little loss and only small aberrations are noticeable in the Smith chart for the short circuit condition. An insertion loss measurement is shown below for the frequency range of 50 MHz to 40 GHz. 19

S21 (f) S21 [db] 1 0-1 -2-3 -4-5 -6-7 -8 0 10 20 30 40 f [GHz] Figure 17 Insertion loss S21 (f) Insertion loss is less than 1 db to about 40.0 GHz. The 3 db point is not reached before 40.0 GHz. 20

1 c GWN 903 Figure 18 Smith chart for the thru measurement into a 50 Ohm probe The Smith chart for the thru measurements shows a reasonable match with some reactive components toward 40 GHz. 21

S11 (f) S11 [db] 0-5 -10-15 -20-25 -30-35 -40-45 0 20 40 f [GHz] Figure 19 S11 magnitude (f) for the thru measurement into a 50 Ohm probe Measurement results are near the system limits. 22

VSW R 5 4 VSWR 3 2 1 0 10 20 30 40 f [GHz] Figure 20 Standing wave ratio VSWR (f) [1 / div.] The VSWR remains below 2 : 1 to a frequency of 40.0 GHz. Crosstalk was measured in the G-S-S-G configuration by feeding the signal pin and monitoring the response on an adjacent pin. Measurement results can be found in the section on the G-S-S-G configuration. The mutual capacitance and inductance values will be extracted as a result of G-S-S- G modeling and are also listed in that section. 23

Measurements G-S-S-G Time domain Again, the time domain measurements will be presented first. A TDR reflection measurement is shown in Fig. 21 for the thru case at port 1 to port 2: TDR THRU rho 0.25 0.20 0.15 0.10 0.05 0.00-0.05-0.10-0.15-0.05 0.05 0.15 t [ns] Figure 21 TDR through DUT into a terminated probe The thru TDR response shows both inductive and capacitive responses. The peak corresponds to a transmission line impedance of 54.5 Ohms. This is higher than in the GSG case, most likely because of the fact that one of the adjacent pins is not grounded. 24

The TDT performance for a step propagating through the G-S-S-G pin arrangement was also recorded: TDT THRU 1.0 0.8 rho 0.6 0.4 0.2 SYSTEM DUT 0.0-0.15-0.05 0.05 0.15 t [ns] Figure 22 TDT measurement The TDT measurements for transmission show a noticeable contribution to risetime from the pin array (10-90% RT = 30.0 ps, the system risetime is 30.0 ps). The likely source is the elevated impedance of the pin array. The added delay at the 50% point is 3.0 ps. 25

Frequency domain Network analyzer reflection measurements for the G-S-S-G case were taken with all except the pins under consideration terminated into 50 Ohms. As a result, the scattering parameters shown below were recorded for reflection and transmission through the contact array. First, insertion loss measurements (S21 and S12) are shown for port 1 to port 2. S21/S12 (f) S21/S12 [db] 1 0-1 -2-3 -4-5 -6-7 -8 0 10 20 30 40 S21 S12 f [GHz] Figure 23 Insertion loss S21 (f) and S12 (f) Insertion loss is less than 1 db to about 39.3 GHz and 39.9 GHz for S21 and S12, respectively. The 3 db point is not reached before 40.0 GHz (S21) and 40.0 GHz (S12). 26

S11 S22 GWN 903 Figure 24 Smith chart for the thru measurement into a 50 Ohm probe The Smith chart for the thru measurements shows a good match with some reactive components toward 40 GHz. 27

S11/S22 (f) S11/S22 [db] 0-5 -10-15 -20-25 -30-35 -40-45 0 20 40 S11 S22 f [GHz] Figure 25 S11 magnitude (f) for the thru measurements into a 50 Ohm probe 28

VSW R 5 VSWR 4 3 2 S11 S22 1 0 10 20 30 40 f [GHz] Figure 26 Standing wave ratio VSWR (f) [1 / div.] The VSWR remains below 2 : 1 to a frequency beyond 40.0 GHz for S11 and 40.0 GHz for S22. 29

S31/S41 (f) S31/41 [db] 0-10 -20-30 -40-50 -60 0 10 20 30 40 S31 S41 f [GHz] Figure 27 Crosstalk as a function of frequency The graph shows forward crosstalk from port 1 to port 4 (S41) and backward crosstalk from port 1 to the adjacent terminal (port 3, S31). The -20 db point is reached at 15.5 GHz (S31) and 40.0 GHz (S41). At 10.2 GHz (S31) and 40.0 GHz (S41) the level of signal reaches -10 db. For the purpose of model development the open circuit and short circuit backward crosstalk S31 is also recorded. It is shown below. Model development yields a mutual capacitance of 0.028 pf and a mutual inductance of 0.015 nh. 30

S31 (f) open S31 [db] -5-15 -25-35 -45 0 10 20 30 40 f [GHz] GW N 502 Figure 28 Open circuit crosstalk from port 1 to port 3 S31 (f) short -5 S31 [db] -15-25 -35-45 0 10 20 30 40 f [GHz] GW N 502 Figure 29 Short circuit crosstalk from port 1 to port 3 31

SPICE Models A lumped element SPICE model for the Aries Kapton CSP socket in G-S-G configuration is shown below: 100 R4 106p 27f C1 L2 27f C2 Figure 30 Lumped element SPICE model The resistor R4 models the loss term. Toward the cutoff frequency of the Pi section the lumped element model becomes invalid. This, however, does not happen before 40 GHz for the above model because of the short socket electrical length. For completeness, the second model developed is a transmission line model: T2 Z0=47 TD=2.4p Figure 31 Transmission line model for the Kapton CSP socket The array configuration with signal connections surrounded by ground connections provides a transmission line environment. 32

Time domain The TDR simulation results indicate an inductive response just as the measurement (Fig. 5, TDR THRU). TDR thru model 0.10 0.08 0.06 0.04 TMLine Lumped 0.02 rho 0.00-0.02-0.04-0.06-0.08-0.10-0.15-0.05 0.05 0.15 t [ns] Figure 32 TDR model results Differences between the two models are small since impedance of the socket is very close to 50 Ohms and the electrical socket length is very short. The risetime contribution of a signal transmitted through the pin is shown below: 33

TDT thru model 1.2 rho 1.0 0.8 0.6 0.4 0.2 THRU TMLine Lumped 0.0-0.2-0.15-0.05 0.05 0.15 t [ns] Figure 33 TDT model The risetime for the transmission line case is 27.5 ps and 27.5 ps for the generator in the model. The lumped element model risetime is also 27.5 ps. This is comparable to the measurement (Fig. 6). 34

Frequency domain The model s phase responses are also divided into lumped element and transmission line equivalent circuits. 250 S11 (f) model TMLine Lumped S11 [deg] 150 50-50 -150-250 0 10 20 30 40 f [GHz] Figure 34 S11 phase (f) for open circuited case The evolution of phase with frequency is comparable to that measured. Aberrations are likely absent because the measurement contains effects of array resonances and small impedance mismatches that are not completely removed by the error correction process. 35

250 S11 (f) model TMLine Lumped S11 [deg] 150 50-50 -150-250 0 10 20 30 40 f [GHz] Figure 35 S11 phase response (short circuit) The short circuit phase evolution with frequency is also comparable to that actually measured. The insertion loss results below also clearly demonstrate the limits of the lumped element model. As the frequency approaches the cutoff frequency for the Pi section, the insertion loss increases significantly. The transmission line model does not suffer from this shortcoming. It does not, however, account completely for the actual response since coupling to adjacent pins is absent in this model. 36

S21 (f) model S21 [db] 1 0-1 -2-3 -4-5 -6-7 -8 Lumped TMline 0 10 20 30 40 f [GHz] Figure 36 Insertion loss as a function of frequency The lumped element frequency domain model used for evaluating the mutual elements also consists of the three sections of the single pin plus a mutual inductance and two coupling capacitors. The model was used in configurations corresponding to the actual measurements. 27f C9 27f C12 14f C7 27f C11 TX2 14f C10 27f C8 Figure 37 Equivalent circuit for mutual coupling 37

A transmission line model with coupled transmission lines and added loss terms was also established: Figure 38 Transmission line equivalent circuit for crosstalk The model shows a coupled transmission lines with the respective in- and outputs. When comparing the results with the measurements it is apparent that the lumped model produces more favorable results for the forward crosstalk than the transmission line model, while both models are representing the backward crosstalk well. No explanation for the discrepancy has been found. 38

S31 (f) S31 [db] 0-5 -10-15 -20-25 -30-35 -40-45 0 10 20 30 40 TMline S31 Lumped S31 Lumped S41 TMline S41 f [GHz] Figure 39 Crosstalk S31 and S41 [db] as a function of frequency 39

Aries Kapton CSP socket Report summary sheet Socket test configuration: 5/19/04 All pins grounded in an 0.5 mm pitch array except for one signal pin ( G-S-G ) and two signal pins in the G-S-S-G configuration. Performance: Time domain: Signal delay = 2.5 ps Risetime, open circuit < 28.5 ps Risetime, short circuit < 27.0 ps Risetime, thru 50 Ω < 30.0 ps Frequency domain: Insertion loss < 1 db to 40.0 GHz, < 3 db to 40.0 GHz VSWR < 2 :1 to 40.0 GHz Equivalent circuit parameters: Pin inductance = 0.11 nh Pin to ground capacitance = 0.05 pf Mutual inductance = 0.015 nh Mutual capacitance = 0.028 pf Transmission line = Z0 = 47.1 Ω, Tl = 2.3 ps 40