IBIS 5.0 AMI Basic Principles. Basis for existing models and existing flows

Similar documents
IBIS-AMI Terminology Overview

IBIS-AMI Correlation and BIRD Update

IBIS-AMI Modeling Recommendations European IBIS Summit 2010

Two for One: SerDes Flows for AMI Model Development

Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA

Efficient End-to-end Simulations

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Two for One: Leveraging SerDes Flows for AMI Model Development

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Demonstration of SerDes Modeling using the Algorithmic Model Interface (AMI) Standard

INTRODUCTION TO IBIS-AMI. Todd Westerhoff, SiSoft Mike LaBonte, SiSoft Walter Katz, SiSoft

DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

Creating Broadband Analog Models for SerDes Applications

Appendix. RF Transient Simulator. Page 1

IBIS-AMI: New Users, New Uses

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc.

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models

Keysight Technologies IBIS-AMI Modeling of Asynchronous High Speed Link Systems

Getting the Most from IBIS-AMI: Tips & Secrets from the Experts

EDI CON USA Addressing DDR5 design challenges with IBIS-AMI modeling techniques. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

Asian IBIS Summit, Tokyo, Japan

Pre/de-emphasis buffer modeling with IBIS

True Differential IBIS model for SerDes Analog Buffer

Relationship Between Signal Integrity and EMC

Statistical Link Modeling

Validation & Analysis of Complex Serial Bus Link Models

Building IBIS-AMI Models from Datasheet Specifications

3 Definitions, symbols, abbreviations, and conventions

Functional Verification of CSI-2 Rx-PHY using AMS Co-simulations

Ansoft Designer with Nexxim. Statistical Eye Capabilities

DesignCon Applying IBIS-AMI techniques to DDR5 analysis. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

Keysight Technologies Virtual Flight Testing of Radar System Performance Using SystemVue and STK

SERDES High-Speed I/O Implementation

FPGAs: Why, When, and How to use them (with RFNoC ) Pt. 1 Martin Braun, Nicolas Cuervo FOSDEM 2017, SDR Devroom

Building IBIS-AMI Models From Datasheet Specifications

DDR4 SI/PI Analysis Using IBIS5.0

SV2C 28 Gbps, 8 Lane SerDes Tester

Issues with C_comp and Differential Multi-stage IBIS Models. Michael Mirmak Intel Corporation. IBIS Summit DesignCon East 2004 April 5, 2004.

European IBIS Summit Baveno, Italy May 10, 2017

FDDI on Copper with AMD PHY Components

DesignCon Comparison of Two Statistical Methods for High Speed Serial Link Simulation

AC Analyses. Chapter Introduction

Experience at INFN Padova on constrained PCB design Roberto Isocrate INFN-Padova

HPE machine learning projects

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated

Case Study of Scheduled Single-Ended Driver Featuring [Test Data]

IBIS Data for CML,PECL and LVDS Interface Circuits

Wideband HF Channel Simulator Considerations

RF Basics 15/11/2013

New SI Techniques for Large System Performance Tuning

Multiple Reference Clock Generator

Experiments #6. Convolution and Linear Time Invariant Systems

Evaluation of Package Properties for RF BJTs

Department of Electronic Engineering NED University of Engineering & Technology. LABORATORY WORKBOOK For the Course SIGNALS & SYSTEMS (TC-202)

Effect of Power Noise on Multi-Gigabit Serial Links

Vocal Command Recognition Using Parallel Processing of Multiple Confidence-Weighted Algorithms in an FPGA

Signal Processing for Speech Applications - Part 2-1. Signal Processing For Speech Applications - Part 2

Appendix B. Design Implementation Description For The Digital Frequency Demodulator

SimpliPHY Transformerless Ethernet Designs

Characterizing and Modeling of a Linear CTE. Skipper Liang Asian IBIS Summit Shanghai, PRC November 13, 2017

c 2014 Drew J. Newell

Digital Electronics 8. Multiplexer & Demultiplexer

An EM-aware methodology for a high-speed multi-protocol 28Gbps SerDes design with TSMC 16FFC

Multiplier Design and Performance Estimation with Distributed Arithmetic Algorithm

Design and Verification of High Efficiency Power Amplifier Systems

Circuit Simulators: a Revolutionary E-Learning Platform

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

EEE 309 Communication Theory

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

Extracting On-Die Terminators

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System

FIBRE CHANNEL CONSORTIUM

System Co-design and optimization for high performance and low power SoC s

Design Implementation Description for the Digital Frequency Oscillator

Interconnect Delay Compensation in Timing Analysis for. Designs Containing Multiple Voltage Domains

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements

PCB Fundamentals Quiz

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix

Marvell MV78200-A1 Discovery Innovation Series Embedded Processor

Using X-Parameters* to Generate IBIS Models

A Significant Technology Advancement in High-Speed Link Modeling and Simulation

Lecture 4 Biosignal Processing. Digital Signal Processing and Analysis in Biomedical Systems

NBASE-T Copper Transceiver Small Form Factor Pluggable (SFP+), 3.3V 100M/1G/2.5G/5G/10Gbps Ethernet. Features

Low Power Approach for Fir Filter Using Modified Booth Multiprecision Multiplier

AMS Verification for High Reliability and Safety Critical Applications by Martin Vlach, Mentor Graphics

CS61c: Introduction to Synchronous Digital Systems

Digital Signal Processing. VO Embedded Systems Engineering Armin Wasicek WS 2009/10

Experiment # 5 Baseband Pulse Transmission

SFP+ Copper 10GBase-T SL-SFP-10G-T

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

JDT LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER

Wideband Channel Characterization. Spring 2017 ELE 492 FUNDAMENTALS OF WIRELESS COMMUNICATIONS 1

An Initial Case Study for BIRD95: Enhancing IBIS for SSO Power Integrity Simulation

Resource Efficient Reconfigurable Processor for DSP Applications

LTF8506 SFP+ AOC 10G Ethernet SFP+ Active Optical Cable

Real-Time Digital Down-Conversion with Equalization

Transcription:

IBIS 5.0 AMI Basic Principles Basis for existing models and existing flows Walter Katz IBIS AMI October 20, 2009 Signal Integrity Software, Inc.

High Speed SerDes Challenges and Simplifications Simplifications Tx final stage, and Rx input can be treated as Linear Time Invariant (LTI) Complications The Tx final stage, and Rx input can be included with the interconnect to in an LTI representation of the Analog-Channel Simulation of this LTI representation of the Analog-Channel is very-very fast Tx requires signal processing of stimulus input prior to the Tx final stage. Rx requires signal processing of the input to the Rx Rx signal processing can be very complex IC Vendors consider signal processing algorithms proprietary IP Need to be able to simulate many millions of bits 2

AMI Modeling Basic Principles Two years ago the IBIS AMI specification (BIRD 104) was approved, and was later amended (BIRD 107). The principles that drove this specification reflected our combined knowledge of how algorithmic modeling was already being done, and our best guesstimates on near future algorithmic modeling requirements. The current IBIS 5.0 AMI specification reflects these principles, and there are now a number of AMI that are written and operating successfully according to the current IBIS 5.0 AMI specification (modified to support digital input to Tx AMI_GetWave). This document is a restatement of these principles, and what I have used as the basis for the proposed clarifications and improvements to the IBIS 5.0 AMI specification. An overriding IBIS principle is that existing models that are legal for a release of IBIS remain legal for all future releases of IBIS, and that simply changing the version number of an IBIS model will maintain the legality of that model. 3

A SerDes Channel consist of Tx Signal Processing Analog-Channel Rx Signal Processing The Analog-Channel is represented as an Impulse Response h AC (t) h AC (t) is the differential mode impulse response of the interconnects between the Tx and the Rx and includes the reactive load (impedance) of the Tx final stage driver and the Rx receiver input. This impulse response can be created using many mathematical techniques, including, but not limited to simulation and TDR measurement. Traditional IBIS does not model differential LTI buffers, this can be addressed with the introduction new AMI parameters. 4

A SerDes Channel consist of Tx Signal Processing Analog-Channel Rx Signal Processing Tx Signal Processing can be either LTI or non-lti. If LTI, it can be represented by an impulse response h TEI (t) If non-lti, it is represented as a function g TEG () that takes a waveform in and outputs a waveform. Sometime there is useful LTI approximation when signal processing is non-lti. 5

A SerDes Channel consist of Tx Signal Processing Analog-Channel Rx Signal Processing Rx Signal Processing can be either LTI or non-lti. If LTI, it can be represented by an impulse response h REI (t) If non-lti, it is represented as a function g REG () that takes a waveform in and outputs a waveform. Sometimes there is useful LTI approximation when signal processing is non-lti. 6

AMI models are delivered as executable code and an ASCII.ami file Executable code is in the form of a Shared Object (SO) or Dynamically Linked Library (DLL). For the purposes of this document DLL shall include the meaning of Shared Object. All AMI DLL s have an AMI_Init entry and an AMI_Close entry. If a model is non-lti, then is must also have an AMI_GetWave entry. If a model does have an AMI_GetWave entry, then it is telling the EDA tool that the model is non-lti, and that using any LTI impulse response approximations of the models equalization may not accurately model the channel. The.ami ASCII file tells the EDA tool how to use the model. Tells model if there is an AMI_GetWave entry. Information on how to configure the model. Information on how to use the results that the model generates. 7

If a Tx and Rx models are LTI LTI models should not have an AMI_GetWave entry. The input to a Tx AMI_Init function is the impulse response of the channel h AC (t), and the model configuration. The output of the Tx AMI_Init function is the impulse response of the channel convolved with the impulse response of the Tx equalization (filter) h AC (t). The input to an Rx AMI_Init function is the combined impulse response of the channel and Tx equalization h AC (t), and the model configuration. The output of the Rx AMI_Init function is the impulse response its input (h AC (t)) convolved with the impulse response of the Rx equalization (h AC (t) h REI (t)). 8

If a Tx and Rx models are non-lti Both Tx and Rx must have an AMI_GetWave entry. AMI_Init must first be called to initialize both models for subsequent AMI_GetWave calls. The input to a Tx AMI_Init function is the impulse response of the channel h AC (t), and the model configuration. The output of the Tx AMI_Init function is the impulse response of the channel (h AC (t)) which may be convolved with an approximate impulse response of the Tx equalization (h AC (t)). The Tx AMI_Init call also stores information about the conditions of the model (e.g. tap coefficients) that are used by the Tx AMI_GetWave call. The input to an Rx AMI_Init function is the combined impulse response of the channel and Tx equalization h AC (t), and the model configuration. The output of the Rx AMI_Init function is the impulse response input (h AC (t)) which may be convolved with an approximate the impulse response of the Rx equalization (h AC (t) h REI (t)). The Rx AMI_Init call also stores information about the conditions of the model (e.g. tap coefficients) that are used by the Rx AMI_GetWave call. 9

If a Tx and Rx models are non-lti (What if impulse response output of AMI_Init is not modified) If the Tx AMI_Init call does not return a modified impulse response the Rx AMI_Init call may not be able to optimally initialize the conditions for the subsequent Rx AMI_GetWave calls. If either the Rx or Tx AMI_Init call do not return a modified impulse response then statistical analysis is disabled for this Tx and Rx model pair. 10

If a Tx and Rx models are non-lti (Tx and Rx AMI_GetWave can be called multiple times) A long stimulus pattern is partitioned into multiple smaller stimulus blocks. Each stimulus block is first processed through the Tx AMI_GetWave call. The Tx AMI_GetWave call applies the equalization prescribed by how the model was initialized by the Tx AMI_Init call. The output of this Tx AMI_GetWave is in turn passed on as input to the Rx AMI_GetWave call. The Rx AMI_GetWave call applies the equalization prescribed by how the model was initialized by the Rx AMI_Init call, and outputs a waveform at the decision point of the Rx model, and may also output clock ticks to indicate when the waveform is sampled by the model. This Tx AMI_GetWave and Rx AMI_GetWave call sequence is repeated until all of the blocks in the long stimulus pattern are processed. 11

If a Tx and Rx models are non-lti (Notes) The model writer determines how the AMI_GetWave call uses the information passed to it from the AMI_Init call. The AMI_GetWave function may include LTI sections and a non-lti sections. The LTI section may be passed to it from the AMI_Init call. The initialization of the non-lti section may be passed to it from the AMI_Init call. Equalization and filters will in general overlap the end of one stimulus block and the beginning of the next stimulus block. AMI_GetWave functions will normally need to implement some sort of Overlap and Save algorithm to accomplish this. 12

LTI models need to work with non-lti models The author of a Tx model has no information about which Rx model is going to be used with it. Similarly the author of an Rx model has no information about which Tx model is going to be used with it. So an author that writes an LTI Tx model has to anticipate that it will be used with a non-lti Rx model... The EDA tool needs to be able to emulate the function of the AMI_GetWave call for LTI models when the other model in the channel has AMI_GetWave. 13

AMI models need to support a flow that allows analysis of waveforms generated by external sources. External sources might include SPICE simulation Sampled Data AMS simulation In particular, this means that the EDA tool needs to be able to determine the equalization of the Rx LTI filter. 14

The Fundamental Principle of AMI Modeling The fundamental principle of AMI modeling is that every EDA platform (both software and hardware) will give the same results when presented with the same Analog-Channel impulse response, the same AMI model conditions, and the same input stimulus pattern. Each EDA platform may differ on how it chooses the inputs to the AMI model: Tx and Rx AMI model conditions, stimulus pattern, and the Analog-Channel impulse response. Each EDA platform may differ on how it processes the resulting outputs. 15