PERFORMANCE EVALUATION OF MULTILEVEL INVERTER BASED ON TOTAL HARMONIC DISTORTION (THD)

Similar documents
COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS

International Journal of Advance Engineering and Research Development

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

Speed Control of Induction Motor using Multilevel Inverter

Decoupled Space Vector PWM for Dual inverter fed Open End winding Induction motor drive

An FPGA Based Control Algorithm for Cascaded Multilevel Inverters

REDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

Reduction in Total Harmonic Distortion Using Multilevel Inverters

APPLICATION OF SVPWM TECHNIQUE TO THREE LEVEL VOLTAGE SOURCE INVERTER

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques

Five Level Output Generation for Hybrid Neutral Point Clamped Inverter using Sampled Amplitude Space Vector PWM

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

HARMONIC ORIENTATION OF PULSE WIDTH MODULATION TECHNIQUE IN MULTILEVEL INVERTERS

Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

A Comparative Study of SPWM on A 5-Level H-NPC Inverter

A Space Vector PWM Scheme for Three level Inverters Based on Two-Level Space Vector PWM D. Sandhya Rani

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 11 Nov p-issn:

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

A Novel Three Phase Multi-String Multilevel Inverter Topology Applied to Induction Machine Drive

Generating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge

Comparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods

A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE

Multi Carrier PWM based Multi Level Inverter for High Power Application

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM

Analysis of switched inductor Z-source modified cascaded H-Bridge multilevel inverter

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

Power Quality Enhancement of Diode Clamped Multilevel Inverter Using Different Modulation Schemes

Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB

Hybrid Modulation Techniques for Multilevel Inverters

Simulation And Comparison Of Space Vector Pulse Width Modulation For Three Phase Voltage Source Inverter

Comparative Evaluation of Three Phase Three Level Neutral Point Clamped Z-Source Inverters using Advanced PWM Control Strategies

ADVANCED MODULATING TECHNIQUES FOR DIODE CLAMPED MULTILEVEL INVERTER FED INDUCTION MOTOR

A Novel Cascaded Multilevel Inverter Using A Single DC Source

SVPWM for two Legged Three Phase Multilevel Inverters a Simplified Approach on 16 Bit Microcontroller Platform

Comparative Analysis of Flying Capacitor and Cascaded Multilevel Inverter Topologies using SPWM

SEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

Analysis of Voltage Source Inverters using Space Vector PWM for Induction Motor Drive

Sampled Reference Frame Algorithm Based on Space Vector Pulse Width Modulation for Five Level Cascaded H-Bridge Inverter

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques

DC Link Capacitor Voltage Balance and Neutral Point Stabilization in Diode Clamped Multi Level Inverter

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS

Study of five level inverter for harmonic elimination

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

CHAPTER 2 CONTROL TECHNIQUES FOR MULTILEVEL VOLTAGE SOURCE INVERTERS

Multilevel Inverters: A Comparative Study of Pulse Width Modulation Techniques

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Original Article Development of multi carrier PWM technique for five level voltage source inverter

International Journal of Engineering Trends and Technology (IJETT) Volume 5 Number 7- Nov 2013

Abstract In this paper, a new three-phase, five-level inverter topology with a single-dc source is presented. The proposed topology is obtained by

Hybrid PWM switching scheme for a three level neutral point clamped inverter

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link

11 LEVEL SWITCHED-CAPACITOR INVERTER TOPOLOGY USING SERIES/PARALLEL CONVERSION

A Modified Apod Pulse Width Modulation Technique of Multilevel Cascaded Inverter Design

MULTILEVEL pulsewidth modulation (PWM) inverters

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter

A SOLUTION TO BALANCE THE VOLTAGE OF DC-LINK CAPACITOR USING BOOST CONVERTER IN DIODE CLAMPED MULTILEVEL INVERTER

Generalized PWM algorithm for Direct Torque Controlled Induction Motor Drives using the only Sampled Voltages

Photovoltaic Grid-Connected System Based On Cascaded Quasi-Z-Source Network

An Advanced Multilevel Inverter with Reduced Switches using Series Connection of Sub Multilevel Inverters

Simulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

Performance of Sinusoidal Pulse Width Modulation based Three Phase Inverter

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

Modular Grid Connected Photovoltaic System with New Multilevel Inverter

NPTEL

Hybrid Modulation Switching Strategy for Grid Connected Photovoltaic Systems

SVPWM Technique for Cuk Converter

Multilevel Inverter Based Statcom For Power System Load Balancing System

COMPARATIVE STUDY OF PWM TECHNIQUES FOR DIODE- CLAMPED MULTILEVEL-INVERTER

Simulation of Single Phase Grid Connected Photo Voltaic System Based On PWM Control Of Switched Boost Inverter For DC Nanogrid Applications

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

International Journal of Emerging Researches in Engineering Science and Technology, Volume 1, Issue 2, December 14

PF and THD Measurement for Power Electronic Converter

Performance comparison of a VSI and a CSI using MATLAB/SIMULINK

A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems

New model multilevel inverter using Nearest Level Control Technique

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches

Transcription:

PERFORMANCE EVALUATION OF MULTILEVEL INVERTER BASED ON TOTAL HARMONIC DISTORTION (THD) B.Urmila, R.Rohit 2 Asst professor, Dept. of EEE, GPREC College Kurnool, A.P, India,urmila93@gmail.com 2 M.tech student, Dept.of EEE, GPREC College Kurnool, A.P, India,repallerohit@gmail.com Abstract In general Pulse width modulation (PWM) techniques of a voltage source inverter (VSI) need a sinusoidal reference signal and triangular carrier signal to generate the required modulating signals for the desired output. Modifications in modulating techniques can be considered in two ways, namely modified reference and modified carrier. The existing multilevel carrier based pulse width modulation (PWM) strategies have no special provisions to offer good quality output, besides lower order harmonics are introduced in the spectrum, especially at low switching frequencies. In this paper a pulse width modulation (PWM) scheme for multilevel inverters is proposed. The proposed PWM scheme generates the inverter leg switching times using only the sampled amplitudes of reference phase voltages. The proposed PWM technique does not involve any sector identification and considerably reduces the computation time when compared to the conventional space vector PWM technique. The proposed PWM signal generation scheme can be used for any multilevel inverter configuration. The main objective of this work is the most relevant control and modulation methods by a new reference/carrier based PWM scheme for a Diode clamped and Cascaded multilevel inverters are proposed for 5- level inverters. The performance indexes used in this comparison is total harmonic distortion (THD). Index Terms multilevel inverter, total harmonic distortion. ---------------------------------------------------------------------- *** -----------------------------------------------------------------------. INTRODUCTION Multilevel power conversion technology is a very rapidly growing area of power electronics with good potential for further development. The most attractive application of this technology is in the medium-to-high-voltage range, motor drives, power distribution, and power conditioning applications. In recent years, industry demands power in the megawatt level. Controlled ac drives in the megawatt range are usually connected to medium-voltage network. Today, it is hard to connect a single power semiconductor switch directly to medium voltage grids. For these reasons, a new family of multilevel inverters has emerged as the solution for working with higher voltage levels.in general multilevel inverter can be viewed as voltage synthesizers, in which the high output voltage is synthesized from many discrete smaller voltage levels. Their efficiency is high (>98%) because of the minimum switching frequency. They are suitable for medium to high power applications. The selection of the best multilevel topology for each application is often not clear and is subject to various engineering tradeoffs. By narrowing this study to the DC/AC multilevel power conversion technologies that do not require power generation. Multilevel inversion is a power conversion strategy in which the output voltage is obtained in steps thus bringing the output closer to a sine wave and reduces the total harmonic distortion (THD). Various circuit configurations namely diode clamped, flying capacitor and cascaded, etc., have been proposed. The main advantages of this approach are summarized as follows: They can generate output voltages with extremely low distortion and lower (dv/dt). They can operate with a lower switching frequency. Available online @ http://www.ijesat.org 587

. System Configuration Inverter Diode- Flying- Cascadedinverters Configuration Clamp Capacitors Main 2(m-) 2(m-) 2(m-) switching devices Main diodes 2(m-) 2(m-) 2(m-) Clamping (m-) 0 0 diodes (m-2) DC bus (m-) (m-) (m-)/2 capacitors Balancing 0 (m-) (m- 0 capacitors 2)/2 Table..Comparison of Switches inverters to achieve the same number of voltage levels is the same. Compares the power component requirements per phase leg among the three multilevel voltage source inverter mentioned above. Clamping diodes do not need in flyingcapacitor and cascaded-inverter configuration, while balancing capacitors do not need in diode clamp and cascaded-inverter configuration. Implicitly, the multilevel converter using cascaded-inverters requires the least number of components. 2. INVERTER TOPOLOGIES 2. Diode Clamped Multilevel Inverter The most commonly used multilevel topology is the diode clamped inverter, in which the diode is used as the clamping device to clamp the dc bus voltage so as to achieve steps in the output voltage. In general the voltage across each capacitor for an N level diode clamped inverter at steady state is Vdc/n-.Although each active switching device is only required to block Vdc/n-, the clamping devices have different ratings. The diode-clamped inverter provides multiple voltage levels through connection of the phases to a series of capacitors. According to the original invention, the concept can be extended to any number of levels by increasing the number of capacitors. In general for an N level diode clamped inverter, for each leg 2 (N-) switching devices, (N-) * (N-2) clamping diodes and (N-) dc link capacitors are required. When N is sufficiently high, the number of diodes and the number of switching devices will increase and make the system impracticable to implement. If the inverter runs under pulse width modulation (PWM), the diode reverse recovery of these clamping diodes becomes the major design challenge. Fig. Multilevel concept for (a) two level (b) three level and (c) n- level Multilevel inverter structures have been developed to overcome shortcomings in solid-state switching device ratings so they can be applied to higher voltage systems. The multilevel voltage source inverters unique structure allows them to reach high voltages with low harmonics without the use of transformers. The general function of the multilevel inverter is to synthesize a desired ac voltage from several levels of dc voltages as shown. The table shows that the number of main switches and main diodes needed by the Fig.2. Single leg five level DCMLI Available online @ http://www.ijesat.org 588

2.2. Cascaded Multilevel Inverter One of the early applications of the series connection of singlephase full-bridge inverter topology was for plasma stabilization in 988. This modular approach has since been extended to include three-phase systems as well.arguably, the overall complications and cost of the isolated sources for each full bridge is overall not too serious drawback and is offset by the advantages of modular construction. The modularity of this structure allows easier maintenance and provides a very convenient way to add redundancy into the system. The cascade H-bridge inverter is a cascade of H-bridges, or H- bridges in a series configuration. A single phase 5-level cascade H-bridge inverter is shown in fig (2) and the three phase cascade H-bridge inverter for five-level inverter is shown in fig (3). A N level Cascaded H bridge inverter consists of series connected (N-)/2 number of cells in each phase. Each cell consists of single phase H bridge inverter with separate dc source. There are four active devices in each cell and can produce three levels 0, V dc /2 and V dc /2. Higher voltage levels can be obtained by connecting these cell in cascade and the phase voltage van is the sum of voltages of individual cells, v an = v + v 2 + v 3 + :::: + v n. For a three phase system, the output of these cascaded inverters can be connected either in configuration Fig.3.Three Phase 5-Level Diode Clamped Inverter Output Switching sequence Voltage S a S a2 S a3 S a4 S a S a2 S a3 S a4 +VDC/2 0 0 0 0 +VDC/4 0 0 0 0 0 0 0 0 0 -VDC/2 0 0 0 0 -VDC/4 0 0 0 0 Fig.4. Single Leg Five Level Cascaded Inverter Table.2.Switching Sequence of Single Leg DCMLI For 5- Level Available online @ http://www.ijesat.org 589

Fig.4.Three Phase Five level Cascaded Multilevel Inverter Output Voltage Switching sequence S a S a2 S a3 S a4 S a S a2 S a3 S a4 3. Sinusoidal Pulse Width Modulation Technique Modulation techniques for voltage source inverters may be carrier based or carrier-less and open loop or closed loop. These modulation or control techniques for multilevel voltage source inverters are classified. Simulation investigation of different multilevel control techniques have been presented in this paper. The SPWM technique is considered for study in this paper. It is the simple technique to be implemented. In the SPWM technique, a triangular carrier wave at a high witching frequency is compared with the sinusoidal reference wave at a fundamental output frequency. The control principle of the SPWM is to use several triangular carrier signals keeping only one modulating sinusoidal signal. Two and four triangular carrier signals are needed for three- and five-level inverters, respectively. The carriers have the same frequency fc and the same peak-to-peak amplitude Ac. The zero reference is placed in the middle of the carrier set. The modulating signal is a sinusoid of frequency fm and amplitude Am. At every instant, each carrier is compared with the modulating signal. Each, comparison switches the switch on if the modulating Signal is greater than the triangular carrier assigned to that switch. 0 0 0 0 0 Vdc 0 0 0 0 2Vdc 0 0 0 0 -Vdc 0 0 0 0-2Vdc 0 0 0 0 Table.3.Switching Sequence of Single Leg DCMLI For 5-Level 3. MODULATING STATEGIES OF MULTILEVEL INVERTERS 3.2 Modified Space Vector PWM In the SPWM scheme for two-level inverters, each reference phase voltage is compared with the triangular carrier and the individual pole voltages are generated, independent of each other [6]. To obtain the maximum possible peak amplitude of the fun common mode voltage, Voffset, is added to the reference phase voltages [9, ], where the magnitude of Voffset is given by ( Vmax Vmin ) --() V offset 2 In (), Vmax is the maximum magnitude of the three sampled reference phase voltages, while Vmin is the minimum magnitude of the three sampled reference phase voltages, in a sampling interval. The addition of the commons mode voltage, Voffset, results in the active inverter switching vectors being centered in a sampling interval, making the SPWM technique equivalent to the modified reference PWM technique. Available online @ http://www.ijesat.org 590

4. SIMULATION RESULTS FOR DIODE CLAMPED INVERTER 4.. Using Sinusoidal PWM: Fig.7.Harmonic spectrum 4.2. Using Modified Space Vector: Fig.5.Waveforms of pulses Fig.8.Waveforms of pulses Fig.6.Output voltage Fig.9.Output voltage Available online @ http://www.ijesat.org 59

Fig.0.Harmonic spectrum Fig.3.Harmonic spectrum 5. SIMULATON RESULTS FOR CASCADED MULTILEVEL INVERTER 5.. Using Sinusoidal PWM 5.2. Using Modified Space Vector Fig..Waveforms of pulses Fig.4.Waveforms of pulses Fig.2.Output voltage Fig.5.Output voltage Available online @ http://www.ijesat.org 592

Fig.6.Harmonic spectrum 6. CONCLUSION The diode clamped and Cascaded 3-phase five level multilevel inverter is simulated for sinusoidal PWM technique and modified space vector PWM technique. The simulation results with harmonic spectrum are presented in this paper. it is concluded that modified reference SVPWM technique has given good harmonic spectrum with fundamental (346.3) and THD (7.07%) when compared with other techniques for Cascaded five level inverter. REFERENCES [] Holtz, J.: Pulse width modulation A survey, IEEE Trans. Ind. Electron., 992, 30, (5), pp. 40 420. [2] Holmes, D.G.: The general relationship between regular sampled pulse width modulation and space vector modulation for hard switched converters. Conf. Rec. IEEE Industry Applications Society (IAS) Annual Meeting, 992, pp. 002 009. [3] Carrara, G.,Gardella, S.G., Archesoni,M., Salutari, R., and Sciutto, G.: A new multi-level PWM method: A theoretical analysis, IEEE Trans. Power Electron., 992, 7, (3), pp. 497 505. [4] Holtz, J., Lotzkat, W., and Khambadkone, A.: On continuous control of PWM inverters in over-modulation range including six-step mode, IEEE Trans. Power Electron., 993, 8, (4), pp. 546 553. [5] Kim, J., and Sul, S.: A novel voltage modulation technique of the Space Vector PWM. Proc. Int. Power Electronics Conf., Yokohama, Japan, 995, pp. 742 747 [6] J. S. Lai and F. Z. Peng, Multilevel converters A new breed of power converters, IEEE Trans. Ind. Applicat., vol. 32, pp. 509 57, May/June 996. [7] Van der Broeck, Skudelny, H.C., and Stanke, G.V.: Analysis and realization of a pulse width modulator based on voltage space vectors, IEEE Trans. Ind. Appl., 998, 24, (), pp. 42 50. [9] R. Teodorescu, F. Beaabjerg, J. K. Pedersen, E. Cengelci, S. Sulistijo,B. Woo, and P. Enjeti, Multilevel converters A survey, in Proc. European Power Electronics Conf. EPE 99), Lausanne, Switzerland, 999. [0] Wang, FEI: Sine-triangle versus space vector modulation for threelevel PWM voltage source inverters. Proc. IEEE-IAS Annual Meeting, Rome, 2000, pp. 2482 2488. [] Baiju, M.R., Gopakumar, K., Somasekhar, V.T., Mohapatra, K.K., and Uma and, L.: A space vector based PWM method using only the instantaneous amplitudes of reference phase voltages inverters, IEEE, Trans. Ind. Appl 2005, pp. 297 309 BIOGRAPHIES: B.URMILA: she has received the M.Tech (Electrical and Electronics Engineering) degree from the S,K University, Ananthapur in 2007.She is currently an Asst.Professor of the Dept. of Electrical and Electronic Engineering, GPREC College Kurnool. Her interesting aspects are power converters, multi converter. R.ROHIT: R.Rohit has received his B.Tech (Electrical and Electronics Engineering) degree from the Jawaharlal Nehru Technological University, ananthapur, India in 200and he is studying M.Tech(Power Electronics)from the same university. Available online @ http://www.ijesat.org 593