ICS507-01/02 PECL Clock Synthesizer

Similar documents
ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

LOCO PLL CLOCK MULTIPLIER. Features

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

LOCO PLL CLOCK MULTIPLIER. Features

ICS Glitch-Free Clock Multiplexer

ICS501 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

MK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER. Features VDD PLL1 PLL2 GND

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

LOW PHASE NOISE CLOCK MULTIPLIER. Features

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

MK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

ICS663 PLL BUILDING BLOCK

NETWORKING CLOCK SYNTHESIZER. Features

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

ICS PLL BUILDING BLOCK

ICS276 TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

PCI-EXPRESS CLOCK SOURCE. Features

MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA

ICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

PT7C4502 PLL Clock Multiplier

Features VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

MK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

3.3 VOLT FRAME RATE COMMUNICATIONS PLL MK1574. Features. Description. Block Diagram DATASHEET

ICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2)

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET

MK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND

MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

MK AMD GEODE GX2 CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS7152A SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram. Product Lineup DATASHEET

MK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts

ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

ICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

MK3721 LOW COST 16.2 TO 28 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET. MK3721D is recommended for new designs.

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

Low Phase Noise, LVPECL VCXO (for 150MHz to 160MHz Fundamental Crystals) FEATURES. * Internal 60KΩ pull-up resistor

Spread Spectrum Frequency Timing Generator

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

NB3N502/D. 14 MHz to 190 MHz PLL Clock Multiplier

12-27 MHz XO IC with 1 Pair of LVDS and 1 CMOS Outputs

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

ISM Band FSK Receiver IC ADF7902

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

Improved Second Source to the EL2020 ADEL2020

Low-Cost Notebook EMI Reduction IC. Applications. Modulation. Phase Detector

4 GHz to 18 GHz Divide-by-4 Prescaler ADF5001

Features. 1 CE Input Pullup

General Purpose Clock Synthesizer

3.3V Zero Delay Buffer

4 GHz to 18 GHz Divide-by-8 Prescaler ADF5002

CLOCK DISTRIBUTION CIRCUIT. Features

FemtoClock Crystal-to-LVDS Clock Generator

High-Frequency Programmable PECL Clock Generator

J-Type Voltage Controlled Crystal Oscillator

OE CLKC CLKT PL PL PL PL602-39

AV9108. CPU Frequency Generator. Integrated Circuit Systems, Inc. General Description. Features. Block Diagram

19MHz to 800MHz Low Phase-Noise XO PIN CONFIGURATION

[S3,S0] REF_SEL. PLL (Phase Locked Loop)

Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663

Peak Reducing EMI Solution

ICS Low Skew PCI / PCI-X Buffer. General Description. Block Diagram. Pin Configuration. Pin Descriptions OE CLK0

Low-Power, 1.62V to 3.63V, 1MHz to 150MHz, 1:3 Fanout Buffer IC CLK2 VDD CLK0 SOT23-6L

Transcription:

Description The ICS507-01 and ICS507-02 are inexpensive ways to generate a low jitter 155.52 MHz (or other high speed) differential PECL clock output from a low frequency crystal input. Using Phase-Locked- Loop (PLL) techniques, the devices use a standard fundamental mode crystal to produce output clocks up to 200 MHz. Stored in each chip s ROM is the ability to generate a selection of different multiples of the input reference frequency, including an exact 155.52 MHz clock from common crystals. For lowest jitter and phase noise on a 155.52 MHz clock, a 19.44 MHz crystal and the x8 selection can be used. Features Packaged as 16 pin narrow SOIC or die Input crystal frequency of 5-27 MHz Input clock frequency of 5-52 MHz Uses low-cost crystal Differential PECL output clock frequencies up to 200 MHz Duty cycle of 49/51 3.3 V or 5.0 V±10% operating supply Ideal for SONET applications and oscillator manufacturers Advanced, low power CMOS process Industrial temperature versions available Block Diagram GND 1.1kΩ RES Crystal or clock S0:1 X1 X2 2 Clock Buffer/ Crystal Oscillator Clock Synthesis and Control Circuitry Output Buffer Output Buffer 270Ω PECL 62Ω 62Ω PECL 270Ω Output resistor values shown are for unterminated lines. Refer to MAN09 for additional information. Output Enable (both outputs) MDS 507 C 1 Revision 042600 Printed 11/13/00

Pin Assignment X1/ICLK S1 ICS507-01/02 1 2 3 4 16 15 14 13 12 11 10 9 X2 NC S0 OE NC GND 5 GND 6 NC NC 7 RES PECL 8 PECL 16 pin narrow (150 mil) SOIC Clock Multiplier Select Table S1 S0 Multiplier 0 0 9.72X* 0 M 10X 0 1 12X M 0 6.25X M M 8X M 1 5X 1 0 2X 1 M 3X 1 1 4X 0 = connect pin directly to ground 1 = connect pin directly to M = leave unconnected (floating) *Use this selection to get 155.52 MHz from a 16 MHz input. For lowest phase noise generation of 155.52 MHz, use a 19.44 MHz crystal and the 8X selection. Pin Descriptions Number Name Type Description 1 X1/ICLK XI Crystal or clock connection. Connect to a fundamental parallel mode crystal, or clock. 2 P. Connect to +3.3 V or +5 V, and to on pin 3. 3 P. Connect to on pin 2. Decouple with pin 5. 4 S1 TI Multiplier select pin 1. Determines output frequency per table above. 5 GND P Connect to ground. 6 GND P Connect to ground. 7 NC - No connect. Nothing is connected internally to this pin. 8 PECL O PECL Output. Connect to resistor load as shown on page one. 9 PECL O Complementary PECL Output. Connect to resistor load as shown on page one. 10 RES I Bias Resistor Input. Connect a resistor between this pin and. 11 NC - No connect. Nothing is connected internally to this pin. 12 NC - No connect. Nothing is connected internally to this pin. 13 OE I Output Enable. Tri-states both outputs when low. Internal pull-up. 14 S0 TI Multiplier select pin 0. Determines output frequency per table above. 15 NC - No Connect. Nothing is connected internally to this pin. 16 X2 XO Cr stal connection. Connect to cr stal, or leave unconnected for clock input. Key: I=Input, O=output, TI=tri-level input, P=power supply connection; XI, XO=crystal connections MDS 507 C 2 Revision 042600 Printed 11/13/00

Electrical Specifications Parameter Conditions Minimum Typical Maximum Units ABSOLUTE MAXIMUM RATINGS (stresses be ond these can permanentl damage the device) Supply Voltage, Referenced to GND 7 V Inputs Referenced to GND -0.5 +0.5 V Clock Output Referenced to GND -0.5 +0.5 V Ambient Operating Temperature ICS507M-0x 0 70 C ICS507M-0xI -40 85 C Soldering Temperature Max of 20 seconds 260 C Storage temperature -65 150 C DC CHARACTERISTICS ( = 5.0 V unless otherwise noted) Operating Voltage, 3.0 5.5 V Input High Voltage, VIH ICLK only /2 + 1 /2 V Input Low Voltage, VIL ICLK only /2 /2-1 V Input High Voltage, VIH S0, S1-0.5 V Input Low Voltage, VIL S0, S1 +0.5 V Output High Voltage, VOH Note 2-1.2 V Output Low Voltage, VOL Note 2-2.0 V IDD Operating Suppl Current, note 3 No Load, 155.52MHz 67 ma Internal Cr stal Capacitance, X1 and X2 Pins 1, 8 26 pf Input Capacitance S0, S1 4 pf AC CHARACTERISTICS ( = 5.0 V unless otherwise noted) Input Crystal Frequency 5 27 MHz Input Clock Frequency 5 52 MHz Output Frequency, ICS507-01 0 to 70 C = 5.0 V 10 200 MHz 0 to 70 C = 3.3 V 10 156 MHz Output Frequency, ICS507-01I -40 to 85 C = 3.3 V or 5.0 V 10 125 MHz Output Frequency, ICS507-02I 0 to 70 C = 5.0 V 125 200 MHz 0 to 70 C = 3.3 V 125 200 MHz -40 to 85 C = 3.3 V or 5.0 V 125 160 MHz Output Clock Duty Cycle 49 51 % PLL Bandwidth 10 khz Absolute Clock Period Jitter Deviation from mean ±75 ps One Sigma Clock Period Jitter 20 ps Notes: 1) All typical values are at 5.0 V and 25 C unless otherwise noted. 2) VOH and VOL can be set by the external resistor values on the PECL outputs. 3) IDD includes the current through the external resistors, which can be modified. 4) The phase relationship between input and output can change at power up. For a fixed phase relationship, see one of the ICS zero delay buffers. MDS 507 C 3 Revision 042600 Printed 11/13/00

Applications High Frequency Differential PECL Oscillators: The ICS507 plus a low frequency, fundamental mode crystal can build a high frequency differential output oscillator. For example, a 10 MHz crystal connected to the ICS507 with the 12X output selected (S1=0, S0=1) produces a 120 MHz PECL output clock. High Frequency TCXO: Extending the previous application, an inexpensive, low frequency TCXO can be built and the output frequency can be multiplied using the ICS507. Since the output of the chip is phaselocked to the input, the ICS507 has no temperature dependence, and the temperature coefficient of the combined system is the same as that of the low frequency TCXO. High Frequency VCXO: The bandwidth of the PLL is guaranteed to be greater than 10 khz. This means that the PLL will track any modulation on the input with a frequency of less than 10 khz. By using this property, a low frequency VCXO can be built, and the output can then be multiplied with the ICS507 to give a high frequency output, thereby producing a high frequency VCXO. Decoupling and External Components The ICS507 requires a 0.01µF decoupling capacitor to be connected between and GND on pins 2 and 5. It must be connected close to the ICS507. Other and GND connections should be connected to those pins, or to the and GND planes on the board. A resistor must be connected between the RES (pin 10) and. Another four resistors are needed for the PECL outputs as shown on the block diagram on page 1. Suggested values of these resistors are shown in the Block Diagram, but they can be varied to change the differential pair output swing, and the DC level; refer to MAN09. MDS 507 C 4 Revision 042600 Printed 11/13/00

Package Outline and Package Dimensions (For current dimensional specifications, see JEDEC Publication No. 95.) 16 pin SOIC narrow INDEX AREA 1 2 D E H h x 45 Inches Millimeters Symbol Min Max Min Max A 0.0532 0.0688 1.35 1.75 A1 0.0040 0.0098 0.10 0.24 B 0.0130 0.0200 0.33 0.51 C 0.0075 0.0098 0.19 0.24 D 0.3859 0.3937 9.80 10.00 E 0.1497 0.1574 3.80 4.00 e.050 BSC 1.27 BSC H 0.2284 0.2440 5.80 6.20 h 0.0099 0.0195 0.25 0.50 L 0.0160 0.0500 0.41 1.27 A1 e B C L A Ordering Information Part/Order Number Marking Package Temperature Minimum Quantities ICS507M-01 ICS507M-01 16 pin narrow SOIC 0 to 70 C - ICS507M-01T ICS507M-01 16 pin SOIC on tape and reel 0 to 70 C 2500 pieces ICS507M-01I ICS507M-01I 16 pin narrow SOIC -40 to 85 C - ICS507M-01IT ICS507M-01I 16 pin SOIC on tape and reel -40 to 85 C 2500 pieces ICS507-01-DSW - Probed wafers, cut, on sticky tape 0 to 70 C 1 wafer ICS507-01-DPK - Tested die in waffle pack 0 to 70 C 1000 pieces ICS507-01-DWF - Die on uncut, probed wafers 0 to 70 C 1 wafer ICS507M-02I ICS507M-02I 16 pin narrow SOIC -40 to 85 C - ICS507M-02IT ICS507M-02I 16 pin SOIC on tape and reel -40 to 85 C 2500 pieces While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. MDS 507 C 5 Revision 042600 Printed 11/13/00