SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

Similar documents
SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN75150 DUAL LINE DRIVER

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

SN QUADRUPLE HALF-H DRIVER

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

SN75176A DIFFERENTIAL BUS TRANSCEIVER

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

ORDERING INFORMATION PACKAGE

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN75150 DUAL LINE DRIVER

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

ORDERING INFORMATION PACKAGE

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

ORDERING INFORMATION PACKAGE

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN54HC04, SN74HC04 HEX INVERTERS

SN751177, SN DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS


CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

SN75374 QUADRUPLE MOSFET DRIVER

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN65LVDM31 HIGH-SPEED DIFFERENTIAL LINE DRIVER

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN65ALS1176 DIFFERENTIAL BUS TRANSCEIVER

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

SN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

ULN2804A DARLINGTON TRANSISTOR ARRAY

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

L293, L293D QUADRUPLE HALF-H DRIVERS

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN75468, SN75469 DARLINGTON TRANSISTOR ARRAYS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

ORDERING INFORMATION PACKAGE

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

ULN2001A, ULN2002A, ULN2003A, ULN2004A DARLINGTON TRANSISTOR ARRAYS

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Transcription:

SN676B, SN776B Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments -State Driver and Receiver s Individual Driver and Receiver Enables Wide Positive and Negative / Bus Voltage Ranges Driver Capability...±6 ma Max Thermal Shutdown Protection Driver Positive and Negative Current Limiting Receiver Impedance... kω Min Receiver Sensitivity...± mv Receiver Hysteresis... mv Typ Operate From Single -V Supply R RE DE D SLLSB JULY 98 REVISED JUNE 999 D OR P PACKAGE (TOP VIEW) 8 7 6 V CC B A GND description The SN676B and SN776B differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7. The SN676B and SN776B combine a -state differential line driver and a differential input line receiver, both of which operate from a single -V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or V CC =. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. The driver is designed for up to 6 ma of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately C. The receiver features a minimum input impedance of kω, an input sensitivity of ± mv, and a typical input hysteresis of mv. The SN676B and SN776B can be used in transmission-line applications employing the SN77 and SN77 quadruple differential line drivers and SN77 and SN77 quadruple differential line receivers. The SN676B is characterized for operation from C to C and the SN776B is characterized for operation from C to 7 C. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 999, Texas Instruments Incorporated POST OFFICE BOX 6 DALLAS, TEXAS 76

SN676B, SN776B SLLSB JULY 98 REVISED JUNE 999 Function Tables DRIVER INPUT ENABLE OUTPUTS D DE A B H H H L L H L H X L Z Z RECEIVER DIFFERENTIAL INPUTS ENABLE OUTPUT A B RE R VID. V L H. V < VID <. V L? VID. V L L X H Z Open L? H = high level, L = low level,? = indeterminate, X = irrelevant, Z = high impedance (off) logic symbol logic diagram (positive logic) DE RE D EN EN 6 7 A B DE D RE R 6 7 A B Bus R This symbol is in accordance with ANSI/IEEE Std 9-98 and IEC Publication 67-. POST OFFICE BOX 6 DALLAS, TEXAS 76

SN676B, SN776B SLLSB JULY 98 REVISED JUNE 999 schematics of inputs and outputs EQUIVALENT OF EACH INPUT TYPICAL OF A AND B I/O PORTS TYPICAL OF RECEIVER OUTPUT VCC R(eq) VCC VCC 8 Ω NOM 6.8 kω NOM 96 Ω NOM 96 Ω NOM Driver input: R(eq) = kω NOM Enable inputs: R(eq )= 8 kω NOM R(eq) = equivalent resistor / Port GND absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note )............................................................. 7 V Voltage range at any bus terminal.................................................... V to V Enable input voltage, V I..................................................................... V Package thermal impedance, θ JA (see Note ): D package................................. 97 C/W P package.................................. C/W Lead temperature,6 mm (/6 inch) from case for seconds............................... 6 C Storage temperature range, T stg................................................... 6 C to C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.. The package thermal impedance is calculated in accordance with JESD, except for through-hole packages, which use a trace length of zero. recommended operating conditions MIN TYP MAX UNIT Supply voltage, VCC.7. V Voltage at any bus terminal (separately or common mode), VI or VIC High-level input voltage, VIH D, DE, and RE V Low-level input voltage, VIL D, DE, and RE.8 V Differential input voltage, VID (see Note ) ± V High-level output current, IOH Low-level output current, IOL Operating free-air temperature, TA 7 V Driver 6 ma Receiver µa Driver 6 Receiver 8 SN676B SN776B 7 NOTE : Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B. ma C POST OFFICE BOX 6 DALLAS, TEXAS 76

SN676B, SN776B SLLSB JULY 98 REVISED JUNE 999 DRIVER SECTION electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIK clamp voltage II = 8 ma. V VO voltage IO = 6 V VOD Differential output voltage IO =..6 6 V VOD Differential output voltage RL = Ω, See Figure / VOD or RL = Ω, See Figure.. V VOD Differential output voltage See Note. V VOD Change in magnitude of differential output ±. V voltage VOC Common-mode mode output voltage RL = Ωor Ω, See Figure VOC IO Change in magnitude of common-mode ±. V output voltage current + disabled, VO = V See Note VO = 7 V.8 IIH High-level input current VI =. V µa IIL Low-level input current VI =. V µa IOS Short-circuit output current ICC Supply current (total package) No load VO = 7 V VO = VO = VCC VO = V s enabled 7 s disabled 6 The power-off measurement in ANSI Standard TIA/EIA--B applies to disabled outputs only and is not applied to combined inputs and outputs. All typical values are at and TA = C. VOD and VOC are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level. The minimum VOD with a -Ω load is either / VOD or V, whichever is greater. NOTES:. See ANSI Standard TIA/EIA-8-A, Figure., Test Termination Measurement.. This applies for both power on and off; refer to ANSI Standard TIA/EIA-8-A for exact conditions. The TIA/EIA--B limit does not apply for a combined driver and receiver terminal. switching characteristics, V CC = V, R L = kω, T A = C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT td(od) Differential-output delay time ns RL =Ω Ω, See Figure tt(od) Differential-output transition time ns tpzh enable time to high level See Figure 8 ns tpzl enable time to low level See Figure 6 ns tphz disable time from high level See Figure ns tplz disable time from low level See Figure ns V V ma ma ma POST OFFICE BOX 6 DALLAS, TEXAS 76

SN676B, SN776B SYMBOL EQUIVALENTS DATA-SHEET PARAMETER TIA/EIA--B TIA/EIA-8-A VO Voa, Vob Voa, Vob VOD Vo Vo VOD Vt (RL = Ω) Vt (RL = Ω) Vt (Test Termination VOD Measurement ) VOD Vt Vt Vt Vt VOC Vos Vos VOC Vos Vos Vos Vos IOS Isa, Isb IO Ixa, Ixb Iia, Iib SLLSB JULY 98 REVISED JUNE 999 RECEIVER SECTION electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIT + Positive-going input threshold voltage VO =.7 V, IO =. ma. V VIT Negative-going input threshold voltage VO =. V, IO = 8 ma. V Vhys hysteresis voltage (VIT + VIT ) mv VIK Enable clamp voltage II = 8 ma. V VID = mv, VOH High-level output voltage See Figure VID = mv, VOL Low-level output voltage See Figure IOH = µa,, IOL = 8 ma, 7.7 V. V IOZ High-impedance-state output current VO =. V to. V ± µa II Line input current Other input = V, VI = V See Note 6 VI = 7 V.8 IIH High-level enable input current VIH =.7 V µa IIL Low-level enable input current VIL =. V µa ri resistance VI = V kω IOS Short-circuit output current 8 ma ICC Supply current (total package) No load s enabled s disabled 6 All typical values are at, TA = C. The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only. NOTE 6: This applies for both power on and power off. Refer to EIA Standard TIA/EIA-8-A for exact conditions. ma ma POST OFFICE BOX 6 DALLAS, TEXAS 76

SN676B, SN776B SLLSB JULY 98 REVISED JUNE 999 switching characteristics, V CC = V, C L = pf, T A = C tplh tphl tpzh tpzl tphz tplz PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Propagation delay time, low- to high-level output ns VID = to V, See Figure 6 Propagation delay time, high- to low-level output ns enable time to high level ns See Figure 7 enable time to low level ns disable time from high level ns See Figure 7 disable time from low level 7 ns PARAMETER MEASUREMENT INFORMATION VOD RL RL VOC VID VOL +IOL VOH IOH Figure. Driver V OD and V OC Figure. Receiver V OH and V OL Generator (see Note B) Ω V RL = Ω CL = pf (see Note A). V td(od) % % tt(od) V. V V td(od) 9%. V % %. V tt(od) TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure. Driver Test Circuit and Voltage Waveforms 6 POST OFFICE BOX 6 DALLAS, TEXAS 76

SN676B, SN776B SLLSB JULY 98 REVISED JUNE 999 V or V Generator (see Note B) Ω S CL = pf (see Note A) RL = Ω tpzh. V. V. V tphz V V. V VOH Voff V TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure. Driver Test Circuit and Voltage Waveforms V or V Generator (see Note B) Ω S CL = pf (see Note A) V RL = Ω tpzl. V. V. V V V tplz V. V VOL TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure. Driver Test Circuit and Voltage Waveforms V Generator (see Note B) Ω. V V CL = pf (see Note A) tplh. V. V. V tphl. V V VOH VOL TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure 6. Receiver Test Circuit and Voltage Waveforms POST OFFICE BOX 6 DALLAS, TEXAS 76 7

SN676B, SN776B SLLSB JULY 98 REVISED JUNE 999 PARAMETER MEASUREMENT INFORMATION. V. V S kω S V CL = pf (see Note A) kω N96 or Equivalent Generator (see Note B) Ω S TEST CIRCUIT tpzh V. V V S to. V S Open S Closed tpzl V. V V S to. V S Closed S Open. V VOH V. V. V VOL. V V S to. V S Closed S Closed V. V V V S to. V S Closed S Closed tphz tplz. V VOH. V. V. V VOL VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure 7. Receiver Test Circuit and Voltage Waveforms 8 POST OFFICE BOX 6 DALLAS, TEXAS 76

SN676B, SN776B TYPICAL CHARACTERISTICS SLLSB JULY 98 REVISED JUNE 999 VOH V High-Level Voltage V..... DRIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT TA = C V OL Low-Level Voltage V..... DRIVER LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT TA = C 6 8 IOH High-Level Current ma 6 8 IOL Low-Level Current ma Figure 8 Figure 9 VOD V Differential Voltage V.... DRIVER DIFFERENTIAL OUTPUT VOLTAGE OUTPUT CURRENT TA = C 6 7 8 IO Current ma 9 Figure POST OFFICE BOX 6 DALLAS, TEXAS 76 9

SN676B, SN776B SLLSB JULY 98 REVISED JUNE 999 TYPICAL CHARACTERISTICS VOH V High-Level Voltage V..... RECEIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT VID =. V TA = C VCC =.7 V Figure VCC =. V IOH High-Level Current ma VOH V High-Level Voltage V..... RECEIVER HIGH-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE VID = mv IOH = µa Only the C to 7 C portion of the curve applies to the SN776B. Figure 6 8 TA Free-Air Temperature C RECEIVER LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT RECEIVER LOW-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE VOL V Low-Level Voltage V.6..... TA = C VOL V Low-Level Voltage V.6..... VID = mv IOL = 8 ma IOL Low-Level Current ma 6 8 TA Free-Air Temperature C Figure Figure POST OFFICE BOX 6 DALLAS, TEXAS 76

SN676B, SN776B TYPICAL CHARACTERISTICS SLLSB JULY 98 REVISED JUNE 999 VO V O Voltage V RECEIVER OUTPUT VOLTAGE ENABLE VOLTAGE VID =. V Load = 8 kω to GND TA = C VCC =. V VCC =.7 V VO O Voltage V 6 VCC =. V VCC =.7 V RECEIVER OUTPUT VOLTAGE ENABLE VOLTAGE VID =. V Load = kω to VCC TA = C... VI Enable Voltage V.. VI Enable Voltage V. Figure Figure 6 APPLICATION INFORMATION SN676B SN776B SN676B SN776B RT RT Up to Transceivers NOTE A: The line should be terminated at both ends in its characteristic impedance (RT = ZO). Stub lengths off the main line should be kept as short as possible. Figure 7. Typical Application Circuit POST OFFICE BOX 6 DALLAS, TEXAS 76

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 999, Texas Instruments Incorporated

of >> Semiconductor Home > Products > Analog & Mixed-Signal > Interface Products > Transmitters and Receivers > SN776B, DIFFERENTIAL BUS TRANSCEIVER Device Status: Active > Description > Features > Datasheets > Pricing/Samples/Availability > Application Notes > Related Documents > Development Tools > Applications Parameter Name SN776B Drivers Per Package Receivers Per Package Driver tpd (ns) Receiver tpd (ns) Supply Voltage(s) (V) ICC (max) (ma) 7 Footprint SN776 Description The SN676B and SN776B differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-- B and TIA/EIA-8-A and ITU Recommendations V. and X.7. The SN676B and SN776B combine a -state differential line driver and a differential input line receiver, both of which operate from a single -V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or V CC =. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. The driver is designed for up to 6 ma of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately C. The receiver features a minimum input impedance of k, an input sensitivity of ± mv, and a typical input hysteresis of mv. The SN676B and SN776B can be used in transmission-line applications employing the SN77 and SN77 quadruple differential line drivers and SN77 and SN77 quadruple differential line receivers.

of The SN676B is characterized for operation from - C to C and the SN776B is characterized for operation from C to 7 C. Features Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA--B and TIA/EIA- 8-A and ITU Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments -State Driver and Receiver s Individual Driver and Receiver Enables Wide Positive and Negative / Bus Voltage Ranges Driver Capability...±6 ma Max Thermal Shutdown Protection Driver Positive and Negative Current Limiting Receiver Impedance... k Min Receiver Sensitivity...± mv Receiver Hysteresis... mv Typ Operate From Single -V Supply To view the following documents, Acrobat Reader.x is required. To download a document to your hard drive, right-click on the link and choose 'Save'. Datasheets Full datasheet in Acrobat PDF: sllsb.pdf (7 KB) Full datasheet in Zipped PostScript: sllsb.psz (66 KB) Pricing/Samples/Availability Orderable Device Package Pins Temp (ºC) Application Reports Status AND 8 OVERVIEW AND SYSTEM CONFIGURATIONS (SLLA7 - Updated: //) ANALOG APPLICATIONS JOURNAL, FEBRUARY (SLYTA - Updated: //) ANALOG APPLICATIONS JOURNAL, NOVEMBER 999 (SLYTA - Updated: //) COMPARING BUS SOLUTIONS (SLLA67 - Updated: /6/) ELECTROSTATIC DISCHARGE APPLICATION NOTE (SSYA8 - Updated: //999) INTERFACE CIRCUITS FOR TIA/EIA-8 (SLLA6 - Updated: /6/) JITTER ANALYSIS (SLLA7 - Updated: //) Price/unit USD (-999) Pack Qty Availability / Samples SN776BD D 8 TO 7 ACTIVE. 7 Check stock or order SN776BDR D 8 TO 7 ACTIVE.8 Check stock or order SN776BP P 8 TO 7 ACTIVE. Check stock or order SN776BPS PS 8 TO 7 ACTIVE Check stock or order

of SKEW DEFINITIONS (SLLA6 - Updated: 8//999) THERMAL CHARACTERISTICS OF LINEAR AND LOGIC PACKAGES USING JEDEC PCB DESIGNS (SZZA7A - Updated: 9//999) Related Documents A STATISTICAL SURVEY OF COMMON-MODE NOISE (SLLA7, KB - Updated: //999) Table Data Updated on: 6// (c) Copyright Texas Instruments Incorporated. All rights reserved. Trademarks, Important Notice!, Privacy Policy