QUICKSWITCH PRODUCTS HIGH-SPEED 32-BIT BUS EXCHANGE SWITCH IN MILLIPAQ

Similar documents
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 16:8 MULTIPLEXER

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 8-BIT BUS SWITCH

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DUAL 4:1 MUX/DEMUX

QUICKSWITCH PRODUCTS HIGH-PERFORMANCE CMOS TWO CHANNEL 4PST SWITCH

FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

FAST CMOS 8-BIT IDENTITY COMPARATOR

FAST CMOS OCTAL LATCHED TRANSCEIVER

LOW-VOLTAGE 16-BIT BUS SWITCH

QUICKSWITCH BASICS AND APPLICATIONS

3.3V CMOS 20-BIT BUFFER

3.3V CMOS 16-BIT REGISTER (3-STATE)

FAST CMOS 16-BIT REGISTER (3-STATE)

IDT54/74FCT162244T/AT/CT/ET

IDT54/74FCT16374AT/CT/ET

IDT74FCT163373A/C 3.3V CMOS 16-BIT TRANSPARENT LATCH

LOW-VOLTAGE QUADRUPLE BUS SWITCH 11 4B

3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

FAST CMOS OCTAL BIDIRECTIONAL TRANSCEIVER

IDT74FCT2374AT/CT FAST CMOS OCTAL D REGISTER (3-STATE)

3.3V CMOS 16-BIT 2DIR 1OE 36

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

3.3V CMOS IDT74LVCH16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: DESCRIPTION: DRIVE FEATURES:

IDT74ALVC V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP- FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

3.3V CMOS 16-BIT DESCRIPTION: 2DIR 1OE 36

3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 5 VOLT TOLERANT I/O AND BUS-HOLD

CMOS 16-BIT 3.3V TO 5V LEVEL SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS 2DIR 48 1OE. 3.3V Port. 5V Port

3.3V CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER

3.3V CMOS 16-BIT TRANS- PARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

FAST CMOS BUFFER/CLOCK DRIVER

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

IDT54/74FCT16240AT/CT/ET

3.3V CMOS 1-TO-10 CLOCK DRIVER

BIDIRECTIONAL TRANSCEIVER

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

FAST CMOS 20-BIT BUFFERS

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

FAST CMOS 16-BIT REGISTER (3-STATE)

FAST CMOS BUFFER CLOCK/DRIVER

FAST CMOS OCTAL BUFFER/LINE DRIVER

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) Description OBSOLESCENCE ORDER 71V016SA. Row / Column Decoders. Sense Amps and Write Drivers

High Speed, 3.3 V/5 V Quad 2:1 Mux/Demux (4-Bit, 1 of 2) Bus Switch ADG3257

3.3V ZERO DELAY CLOCK MULTIPLIER

PO74G16240A. Pin Configuration. Logic Block Diagram. Truth Table. 74 Series Noise Cancellation GHz Logic DESCRIPTION: FEATURES:

3.3V ZERO DELAY CLOCK BUFFER

3.3V ZERO DELAY CLOCK MULTIPLIER

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR

FAST CMOS 1-TO-10 CLOCK DRIVER

IDT74FCT16501AT/CT FAST CMOS 18-BIT REGISTERED TRANSCEIVER

IDT71V424S/YS/VS IDT71V424L/YL/VL

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description.

3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver

PO74G139A. Pin Configuration. Logic Block Diagram. Pin Description. 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION:

CMOS STATIC RAM 1 MEG (128K x 8-BIT)

PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

IDT71V016SA/HSA. 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

PO74G553A. Pin Configuration. Logic Block Diagram. Pin Description. 800MHz Noise Cancellation TTL/CMOS Potato Chip

PI5C3384 PI5C3384C PI5C32384 (25Ω)

3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

PI3CH Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

500MHz TTL/CMOS Potato Chip

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram

PO54G14A, PO74G14A. Pin Configuration. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 6A 6Y 5A 5Y 4A 4Y 1A 1Y 2A 2Y 3A 3Y GND

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM

2.5 V/3.3 V, 2:1 Multiplexer/ Demultiplexer Bus Switch ADG3248

PI3CH200 2-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

PI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table.

PO3B10A. Truth Table. High Bandwidth Potato Chip. 2-Channel, 2:1 Mux/DeMux Switch w/ Single Enable GND V DD GND SEL

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

PI3C3305/PI3C3306. Features. Description. Applications. PI3C3306 Block Diagram. PI3C3305 Block Diagram. PI3C Pin Configuration

PO3B402A. High Bandwidth Potato Chip OE1 Y1+ Y1- GND SEL3 SEL1 D3- D3+ OE2 Y2+ Y2- Y3+ M3- M3+ OE3 SEL2 OE3 Y3+ Y3- SEL3 OE4 Y4+ Y4- SEL4

ORDERING INFORMATION PACKAGE

PO54G374A, PO74G374A

Rad-hard 16-bit transceiver, 1.8 V to 3.3 V bidirectional level shifter. Description. Temp. range. Notes: (1) SMD = standard microcircuit drawing

LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4

PI5C32X384/32X384C. 20-Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description

ORDERING INFORMATION PACKAGE

PI3C3245. Description. Features. Truth Table (1) Pin Description. Pin Name Description. Function BE A0-7. A product Line of. Diodes Incorporated

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

PO54G00A, PO74G00A. Pin Configuration. Pin Description. Logic Block Diagram. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 1B

8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Speed Silicon-Gate CMOS

3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PLUS. soe. Skew Select 3 3 1F1:0. Skew Select 2F1:0 3F1:0 4F1:0

PI3CH360. Low Voltage, High-Bandwidth, 3-Channel 2:1 Mux/DeMux, NanoSwitch. Features. Description. Block Diagram. Pin Configuration.

TIME SLOT INTERCHANGE DIGITAL SWITCH 256 x 256

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

DIFFERENTIAL ECL-to-TTL TRANSLATOR

Transcription:

QUICKSWITCH PRODUCTS HIGH-SPEED 3-BIT BUS EXCHANGE SWITCH IN MILLIPAQ IDTQS3X33 FEATURES: 5Ω switches connect inputs to outputs Zero propagation delay Direct bus connect Live insertion capability Low power CMOS proprietary technology Bus exchange allows nibble swap TTL-compatible control inputs Available in 0-pin Millipaq package DESCRIPTION: The QS3X33 provides four sets of eight high-speed CMOS TTLcompatible bus switches. The low ON resistance (5Ω) of the QS3X33 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The Bus Enable (BEx) signals turn the switches on. The Bus Exchange (BXx) signals provide nibble swap of the AB and CD pairs of signals. This exchange configuration allows byte swapping of buses in systems. It can also be used as a 16-bit -to-1 multiplexer and to create low delay barrel shifters, etc. The QS3X33 is characterized for operation at -0 C to +5 C. FUNCTIONAL BLOCK DIAGRAM A0 C 0 A C B0 D0 B D A3 C3 A7 C7 B3 D3 B7 D7 BX1 BE1 BX BE A C A1 C1 B D B1 D1 A11 C11 A15 C15 B11 D11 B15 D15 BX3 BE3 BX BE The IDT logo is a registered trademark of Integrated Device Technology, Inc. AUGUST 01 1 c 01 Integrated Device Technology, Inc. DSC-5573/

PIN CONFIGURATION ABSOLUTE MAXIMUM RATINGS (1) Symbol Description Max Unit BE1 C0 A0 B0 D0 C1 A1 B1 D1 BE C A B D C5 A5 B5 D5 BE3 C A B D C9 A9 B9 D9 BE C1 A1 B1 D1 C13 A13 B13 D13 1 3 5 6 7 9 10 11 1 13 1 15 16 17 1 19 0 1 3 5 6 7 9 30 31 3 33 3 35 36 37 3 39 0 0 79 7 77 76 75 7 73 7 71 70 69 6 67 66 65 6 63 6 61 60 59 5 57 56 55 5 53 5 51 50 9 7 6 5 3 1 D3 B3 A3 C3 D B A C BX1 D7 B7 A7 C7 D6 B6 A6 C6 BX D11 B11 A11 C11 D10 B10 A10 C10 BX3 D15 B15 A15 C15 D1 B1 A1 C1 BX VTERM () Supply Voltage to Ground 0.5 to +7 V VTERM (3) DC Switch Voltage Vs 0.5 to +7 V VTERM (3) DC Input Voltage VIN 0.5 to +7 V VAC AC Input Voltage (pulse width 0ns) 3 V IOUT DC Output Current 10 ma PMAX Maximum Power Dissipation (TA = 5 C) 1. W TSTG Storage Temperature 65 to +150 C 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.. Vcc terminals. 3. All terminals except Vcc. CAPACITANCE (TA = +5 C, f = 1.0MHZ, VIN = 0V, VOUT = 0V) 1. This parameter is measured at characterization but not tested. FUNCTION TABLE (1) 1. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High-Impedance Pins Max. (1) Unit Control Pins pf Quickswitch Channels (Switch OFF) pf PIN DESCRIPTION Pin Names I/O Description Ax, Bx I/O Buses A, B Cx, Dx I/O Buses C, D BEx I Bus Switch Enable BXx I Bus Exchange BEx BXx Ax Bx Function H X Z Z Disconnect L L C x Dx Connect L H Dx C x Exchange MILLIPAQ TOP VIEW

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial: TA = 0 C to +5 C, = 5.0V ±5% Symbol Parameter Test Conditions Min. Typ. (1) Max. Unit VIH Input HIGH Level Guaranteed Logic HIGH for Control Pins V VIL Input LOW Level Guaranteed Logic LOW for Control Pins 0. V IIN Input LeakageCurrent (Control Inputs) 0V VIN, Control Inputs ±5 μa IOZ Off-State Output Current (Hi-Z) 0V VOUT, Switches OFF ±5 μa RON Switch ON Resistance (,3) = Min., VIN = 0V, ION = 30mA 6 Ω = Min., VIN =.V, ION =15mA 1 17 1. Typical values are at = 5.0V, TA = 5 C.. Max value of RON is guaranteed but not production tested. 3. Measures by voltage drop between the AB and CD pin at the indicated current through the switch. ON resistance is determined by the lower of the voltages on the two (A or B, C or D) pins. TYPICAL ON RESISTANCE vs VIN AT = 5V 16 RON (ohms) 1 1 10 6 0 0.0 0.5 1.0 1.5.0.5 3.0 3.5 VIN (Volts) 3

POWER SUPPLY CHARACTERISTICS Symbol Parameter Test Conditions (1) Max. Unit ICCQ Quiescent Power Supply Current = Max., BEx = or Vcc, f = 0 6 ma ΔICC Power Supply Current per Control Input HIGH () = Max., BEx = 3.V, f = 0.5 ma ICCD Dynamic Power Supply Current per MHz (3) = Max., A and B pins open 0.5 ma/mhz Control Inputs Toggling at 50% Duty Cycle 1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.. Per TLL driven input (VIN = 3.V, control inputs only). A-D pins do not contribute to ΔIcc. 3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested. SWITCHING CHARACTERISTICS OVER OPERATING RANGE TA = -0 C to +5 C, = 5.0V ± 5%; CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted. Symbol Parameter Min. (1) Typ. Max. Unit tplh Data Propagation Delay (,3) 0.5 ns tphl AxBx to CxDx, CxDx to AxBx tpzl Switch Turn-on Delay 1.5 6.5 ns tpzh BEx to Ax, Bx, Cx, Dx tplz Switch Turn-off Delay () 1.5 5.5 ns tphz BEx to Ax, Bx, Cx, Dx tbx Switch Multiplex Delay () 1.5 6.5 ns BX to Ax, Bx, Cx, Dx QCI Charge Injection (,5) 1.5 pc 1. Minimums are guaranteed but not production tested.. This parameter is guaranteed but not production tested. 3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.5ns for CL = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.. Measured at switch turn off, A to C, load = 50pF in parallel with 10 meg scope probe, VIN at I = 0V. 5. Measured at switch turn off through bus multiplexer, A to C A to D, B connected to C, load = 50pF in parallel with 10 meg scope probe, VIN at A = 0V. Charge injection is reduced because the injection from the turn off of the A to C switch is compensated by the turn on of the B to C switch.

ORDERING INFORMATION QS XXXXX XX Device Type Package X Process X Blank Blank Tube or Tray Tape and Reel Industrial (-0 C to +5 C) Q3G 150 mil MilliPaQ - Green 3X33 High Speed 3-Bit Bus Exchange Switch in MillipaQ Datasheet Document History 0/0/09 Pg. 5 Updated the ordering information by removing the "IDT" notation. 0/15/1 Pg. 5 Updated the ordering information by removing the non RoHS part and by addingtape and Reel information. CORPORATE HEADQUARTERS for SALES: for Tech Support: 60 Silver Creek Valley Road 00-35-7015 or 0--00 logichelp@idt.com San Jose, CA 9513 fax: 0--775 www.idt.com 5