Design and Simulation of superconducting fault current limiter

Similar documents
Performance Analysis of Various Types of Fault Current Limiters Using PSCAD

The Impact of Superconducting Fault Current Limiter Locations on Voltage Sag in Power Distribution System

FAULT CURRENT LIMITER IN SINGLE PHASE AND THREE PHASE LINES FOR COMPENSATING VOLTAGE SAG

Enhancement of Fault Current and Overvoltage by Active Type superconducting fault current limiter (SFCL) in Renewable Distributed Generation (DG)

Superconducting Fault Current Limiter for Energy Storage Protection in a Micro Grid

Thyristor Based Fault Current Limiter to Control Magnitudes of Fault Currents

Performance of Superconducting Fault Current Limiter and Fault Current Limiter in Power System

ISSN Vol.07,Issue.08, July-2015, Pages:

Superconducting Fault Current Limiter For Energy Storage Protection Under Grounded Faults In A Micro Grid

Analysis, Modeling and Simulation of Dynamic Voltage Restorer (DVR)for Compensation of Voltage for sag-swell Disturbances

ANALYSIS OF OPTIMAL LOCATION OF SUPERCONDUCTING FAULT CURRENT LIMITER FOR THE SMART GRID

The Fault Level Reduction in Distribution System Using an Active Type SFCL

Analysis of Superconducting Fault Current Limiter in DC System with Renewable Energy Sources

Downloaded from

Proposed structure of fault current limiter with power quality improvement

Reducing the Fault Current and Overvoltage in a Distribution System with an Active Type SFCL Employed PV System

MITIGATION OF VOLTAGE SAGS/SWELLS USING DYNAMIC VOLTAGE RESTORER (DVR)

FAULT CURRENT LIMITERS PRINCIPLES AND APPLICATION

CHAPTER 4 POWER QUALITY AND VAR COMPENSATION IN DISTRIBUTION SYSTEMS

Mitigation of Fault Current using Parallel- Resonance Type FCL

Protection from Voltage Sags and Swells by Using FACTS Controller

PERFORMANCE ANALYSIS OF SURGE CURRENT PROTECTION USING SUPERCONDUCTORS

INCREASING THE POWER SYSTEM SWITCH GEAR CAPACITY BY USING SUPERCONDUCTING FAULT CURRENT LIMITER

International Journal of Scientific & Engineering Research, Volume 4, Issue 7, July ISSN

Voltage quality performance improvement of a distribution feeder with Superconducting Fault Current Limiter

FRIENDS Devices and their Coordination

A Pyrotechnic Fault Current Limiter Model for Transient Calculations in Industrial Power Systems

Z-SOURCE INVERTER BASED DVR FOR VOLTAGE SAG/SWELL MITIGATION

Standards Developments for Fault Current Limiters

Poornima G P. IJECS Volume 3 Issue 6 June, 2014 Page No Page 6453

Babak Enayati National Grid Thursday, April 17

Impact of SFCL on the Four Types of HVDC Circuit Breakers by Simulation

Notes 1: Introduction to Distribution Systems

Neutral Reactor Optimization in order to Reduce Arc Extinction Time during Three-Phase Tripping

ABSTRACT I. INTRODUCTION

Impacts of the Renewable Energy Resources on the Power System Protection by: Brent M. Fedele, P.E., National Grid for: 11 th Annual CNY Engineering

Fault Current Limiter Selection Considerations for Utility Engineers

EFFECT OF SFCL ON DISTRIBUTION POWER QUALITY

Design and Simulation of DVR Used For Voltage Sag Mitigation at Distribution Side

Electromagnetic transient analysis of saturated iron-core superconducting fault current limiter and DVR

UPGRADING SUBSTATION RELAYS TO DIGITAL RECLOSERS AND THEIR COORDINATION WITH SECTIONALIZERS

ISSN Vol.03,Issue.11, December-2015, Pages:

INTERLINE UNIFIED POWER QUALITY CONDITIONER: DESIGN AND SIMULATION

Power Quality Basics. Presented by. Scott Peele PE

ANALYSIS OF ACTIVE POWER FILTER FOR HARMONIC VOLTAGE RESONANCE SUPPRESSION IN DISTRIBUTION SYSTEM

Ghazanfar Shahgholian *, Reza Askari. Electrical Engineering Department, Najafabad Branch, Islamic Azad University, Isfahan, Iran

High Voltage DC Transmission 2

Design and Control of Interline Unified Power Quality Conditioner for Power Quality Disturbances

Markus Abplanalp, 7. Braunschweiger Supraleiterseminar, Strombegrenzerkonzepte im Vergleich

Arvind Pahade and Nitin Saxena Department of Electrical Engineering, Jabalpur Engineering College, Jabalpur, (MP), India

REDUCTION OF TRANSFORMER INRUSH CURRENT BY CONTROLLED SWITCHING METHOD. Trivandrum

Improvement of Electricity Distribution Services Using a DVR with a Constant DC Voltage Source Instaled in MV Connection Substations

Reducing the Effects of Short Circuit Faults on Sensitive Loads in Distribution Systems

Mitigation of voltage disturbances (Sag/Swell) utilizing dynamic voltage restorer (DVR)

Modified Three-Phase Four-Wire UPQC Topology with Reduced DC-Link Voltage Rating

Power Quality Improvement of Unified Power Quality Conditioner Using Reference Signal Generation Method

Power Quality Improvement by Simultaneous Controlling of Active and Reactive Powers in UPQC-S

Reliability and Power Quality Indices for Premium Power Contracts

INSTANTANEOUS POWER CONTROL OF D-STATCOM FOR ENHANCEMENT OF THE STEADY-STATE PERFORMANCE

CHAPTER 5 CONTROL SYSTEM DESIGN FOR UPFC

ISSN Vol.07,Issue.21, December-2015, Pages:

ISSN: ISO 9001:2008 Certified International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 3, May 2013

DRIVE FRONT END HARMONIC COMPENSATOR BASED ON ACTIVE RECTIFIER WITH LCL FILTER

Improvement of Rotor Angle Stability and Dynamic Performance of AC/DC Interconnected Transmission System

Delayed Current Zero Crossing Phenomena during Switching of Shunt-Compensated Lines

Overcurrent relays coordination using MATLAB model

Numbering System for Protective Devices, Control and Indication Devices for Power Systems

MMC based D-STATCOM for Different Loading Conditions

A NEW CIRCUIT TOPOLOGY FOR OPEN CIRCUIT AND SHORT CIRCUIT FAULT TOLERANT DC-DC CONVERTER

A DYNAMIC VOLTAGE RESTORER (DVR) BASED MITIGATION SCHEME FOR VOLTAGE SAG AND SWELL

Mitigation of Voltage Sag/Swell Using UPQC

Texas Reliability Entity Event Analysis. Event: May 8, 2011 Loss of Multiple Elements Category 1a Event

Performance Improvement of Bridgeless Cuk Converter Using Hysteresis Controller

Enhancement of Power Quality Using Advanced Series Active Power Filters

FERRORESONANCE SIMULATION STUDIES USING EMTP

Fault Analysis of ITER Coil Power Supply System

Voltage Unbalance Mitigation Using Positive Sequence Series Compensator

COMPENSATION OF VOLTAGE SAG USING LEVEL SHIFTED CARRIER PULSE WIDTH MODULATED ASYMMETRIC CASCADED MLI BASED DVR SYSTEM G.Boobalan 1 and N.

Fault Behaviour of a Superconducting Turboelectric Distributed Propulsion Aircraft Network:

A Modified Single-Phase Quasi z source converter

Compensation of Distribution Feeder Loading With Power Factor Correction by Using D-STATCOM

UPQC for Improvement Power Quality.

New Pulse Multiplication Technique Based on Six-Pulse Thyristor Converters for High-Power Applications

Analysis of Hybrid Power Conditioner in Three-Phase Four-Wire Distribution Power Systems for Suppressing Harmonics and Neutral-Line Current

Design of Interline Dynamic Voltage Restorer for Voltage Sag Compensation

Power Quality Improvement Using Cascaded Multilevel Statcom with Dc Voltage Control

Past CIGRE and Emerging IEEE Guide Documents on FCLs

Dynamic Voltage Restorer for Voltage Compensation and Fault Current Limiting Functions

Modeling and Analysis of Superconducting Fault Current Limiters Applied in VSC-HVDC Systems

Capacitive Voltage Substations Ferroresonance Prevention Using Power Electronic Devices

Study on the Improvement of the Special Protection Scheme (SPS) in the Korean power system

Design Requirements for a Dynamic Voltage Restorer for Voltage Sags Mitigation in Low Voltage Distribution System

POWER QUALITY IMPROVEMENT BY USING ACTIVE POWER FILTERS

CHAPTER 5 POWER QUALITY IMPROVEMENT BY USING POWER ACTIVE FILTERS

Short Circuit Current and Voltage Stability Analysis of a Realistic Generation System Using Fault Current Limiter and SVC

Keywords: Solid state fault current limiter, Distribution system, Distributed generation, Recloser-fuse coordination.

Unit 3 Magnetism...21 Introduction The Natural Magnet Magnetic Polarities Magnetic Compass...21

Preface...x Chapter 1 Electrical Fundamentals

Voltage Quality Enhancement in an Isolated Power System through Series Compensator

Comparison and Simulation of Open Loop System and Closed Loop System Based UPFC used for Power Quality Improvement

Transcription:

Research Inventy: International Journal of Engineering And Science Vol.5, Issue 3 (March 2015), PP -06-13 Issn (e): 2278-4721, Issn (p):2319-6483, www.researchinventy.com Design and Simulation of superconducting fault current limiter M Sandeep*,T Swapna** *,** Department of EEE,SreeDattha Institute of Engineering & Science Abstract: In this paper, Interruptions to supply and sags of distribution system voltage are the main aspects causing customer complaints. There is a need for analysis of supply reliability and voltage sag to relate system performance with network structure and equipment design parameters. This analysis can also give prediction of voltage dips, as well as relating traditional reliability and momentary outage measures to the properties of protection systems and to network impedances. Existing reliability analysis software often requires substantial training, lacks automated facilities, and suffers from data availability. Thus it requires time-consuming manual intervention for the study of large networks. Distribution system reliability can be divided into two aspects: system adequacy and system security. Adequacy describes the normal state capability of the system to supply customer demands. Security describes the ability of the system to continue to supply the customer in spite of faults in the network. In this paper, the improvement of the voltage sag is analyzed according to the fault location, resistance value of SFCL, and the length of the loop power distribution system. First, a resistor-type SFCL model is used using the MATLAB/SIMULINK. Next, the loop power distribution system is modeled. Finally, when the SFCL is installed in the radial or loop power distribution system with various lengths, voltage sags are evaluated according to various fault locations. The results of voltage sag analysis in the loop system are compared with the voltage sags in radial power distribution system. In extension to the work discussed in paper the system can be tested under different fault conditions and a study on positioning of super conducting fault current limiter can be analyzed. And also SFCL is replaced with FCL. Index Terms: Loop power distribution system, superconduct-ing fault current limiter (SFCL), voltage sag. I. Introduction Superconducting fault current limiter is a promising technique to limit fault current in power system. Normally non-linear characteristic of superconductor is used in SFCL to limit fault current. In a normal operating condition SFCL has no influence on the system due to the virtually zero resistance below its critical current in superconductors. But when system goes to abnormal condition due to the occurrence of a fault, current exceeds the critical value of superconductors resulting in the SFCL to go resistive state. Different types of SFCLs have been developed until now. Many models for SFCL have been designed as resistor-type, reactortype, and transformer -type etc. In this paper a resistive-type SFCL is modeled using simulink. Quench and recovery characteristics are designed on the basis of the magnitude of sag., whereas it may worsen the duration of sag because of the delayed trip time of a protective device by the decreased fault current. These effects of SFCL on voltage sags should be evaluated. Also, power distribution system will be changed to loop system such as microgrid or smartgrid. Thus, effects of SFCLs should be evaluated and analyzed when SFCLs are installed in radial and loop power distribution sys-tem according to the location and impedance of SFCL, the length of feeder, and location of fault. However, the overall ef-fects on voltage sag were not dealt with in the above mentioned studies. In this paper, we assess the impact of SFCL on voltage sags in radial and loop power distribution system. In Section II, we model a resistor-type SFCL. In Section III, the voltage sag oc-curred by fault current is explained. In Section IV, we evaluate the voltage sag magnitude according to the fault location and re-sistance of SFCL in radial and loop power distribution system. II. Modeling And Simulation A. Resistive SFCL Model Simulink/SimPowersystem is chose to design resistive SFCL. Four fundamental parameters is used for modeling resistive-type SFCL. The parameters and their values are: Transition or response time = 2ms, minimum impedance=0.01ω & maximum impedance= 20Ω, triggering current=550a, recovery time =10ms. 6

Figure 1. Quench and Recovery characteristics of SFCL Figure 2. Implementation of resistive SFCL characteristics in Simulink These parameters are used for implementing resistive SFCL characteristic is shown in Fig. 2. Quenching and recovery time of SFCL are specified using step and transport block respectively. A Switch block is used to give minimum or maximum impedance in output which is determined considering the incoming current. The simulation model of SFCL for a single phase system is shown in Fig.3. The working principle of the SFCL model developed in Simulink/SimPowersystem is described below. Firstly, RMS value of incoming current (passing through current measurement block) is measured by RMS block. Then itcompares the current with the specified current in the SFCL subsystem. SFCL gives minimum resistance, if the incoming current is less than the triggering current level. But if thecurrent is larger than the triggering current, SFCL s impedance rises to maximum state. It ultimately raises thetotal impedance of the system which results in limiting thefault current. Finally, the SFCL s resistance will be minimumwhen the limited fault current is below the triggering values. Figure 3. Resistive SFCL model in Simulink 7.

Figure 4. Simulation model of single phase system withsfcl B. Modeling of SFCL to demonstrate Current Limiting Characteristics The designed model of SFCL is implemented in single phase system and fault current characteristics are taken with and without SFCL. The simulation model for this purpose is shown in fig.4 and fig.5 respectively. The fault is introduced directly through AC source in order to decrease the difficulty of simulation. An RMS block is used to calculate the RMS value of the incoming current and scope is used to see the output o the sytem. Figure 5. Simulation model of single phase system without SFCL III. Voltage Sags In Power Distribution System When faults occur in power distribution system, the automaticrecloser or circuit breaker with overcurrent relay (OCR)and reclosing relay will open to clear the fault and automatically reclose after a time delay. This reclosing behavior can take place several times in an effort to establish a continuous service when a temporary fault occurs. The voltage sag generally happens from fault. In case 1 in Fig. 2(a), if a temporary fault occurs between CB and recloser, the reclosing operation of the OCR of breaker will be successful and the momentary interruption will occur. In this case, the customers at feeder 1 (faulted feeder) will experience a voltage sag and a momentary interruption. The customers at feeder 2 (neighbor feeder) will experience the voltage sag during the three voltage sags, two momentary interruptions and a sustained interruption. The customers in feeder 2 will experience two voltage sags during the fast-trip time of OCR and one voltage sag during the delay-trip time of OCR when reclosing scheme of OCR is 1F1D, this is shown in Fig. 6(c).during a fault. In case 2 in Fig. 6(a), all sequences and phenomena is equal to that of case 1 such as the number of voltage sags, three voltage sags, two momentary interruptions and a sustained interruption. The customers in feeder 2 will experience two voltage sags during the fast-trip time of OCR and 8

one voltage sag during the delay-trip time of OCR when reclosing scheme of OCR is 1F1D, this is shown in Fig. 6(c).during a fault.in case 2 in Fig. 6(a), all sequences and phenomena is equal to that of case 1 such as the number of voltage sags,momentary interruptions, and sustained interruption except the fault clearing time of recloser instead of OCR. In other words, if a temporary fault is occurs, the customers at feeder 2 will experience the voltage sag during the fast-trip time of recloser instead of OCR, so on. As presented above, the automatic reclosing scheme in power distribution systems can produce various voltage sags to the customers on the neighbor feeder. Moreover, the number of neighbor feeder is about 6 to 10 while the number of faulted feeder is only one. Also, when a fault occurs, the customers at each feeder experienced the various magnitude of voltage according to many factors such as line impedance, fault location, types of fault, and so on. Generally, a voltage magnitude at bus of secondary-side of main transformer (MTr.) during fault can be represented as equation (2) if fault impedance is ignored, a type of fault is 3-phase fault, and source voltage is 1.0 p.u.. (1) where Z source, Z MTr, and Z line are source impedance, trans-former impedance, and line impedance from source to faulted location, respectively. Equation (2), also, can approximately represent the voltage magnitude at customers on all neighbor feeders. In this paper, the voltage magnitude is focused than sag duration. 9

Fig. 6. Voltage sag in power distribution system d. (a) Power system configuration, (b) voltage sags of customers (temporary fault), and (c) voltage sags of customers (permanent fault IV. Proposed FCL Configuration And Its Operation Fig. 7 shows the circuit topology of the proposed FCL which is composed of the two following parts: Bridge part that includes a diode rectifier bridge, a small dc limiting reactor. (Note that its resistance is involved too.), a semiconductor switch (IGBT or GTO), and a free wheeling diode Shunt branch as a compensator that consists of a resistor and an inductor. Fig. 7. Proposed FCL topology Previously introduced structures for this application have used two numbers of thyristors at bridge branches in-stead of one semiconductor switch inside the bridge (dc current route). Therefore, first, they have the more complicated control system. Second, in those structures, because of thyristors oper-ation delay (turn off at the first zero crossing), has a large value to limit the fault current between the fault occurrence in-stant and thyristors turn off instant, properly. This large value of leads to a considerable voltage drop on the FCL. (2) (9) and the small value of dc reactor in this structure, the total power losses of the proposed structure become a very small percentage of the feeder s transmitted power. For example, by considering Table I parameters in the simulation section, the power losses will be 0.47% of the feeder s transmitted power. V. Case Study LOAD SIDE OUTPUT VOLTAGE WAVEFORMS: 1. VLOTAGE SAG IN RADIAL SYSTEM: A.WITHOUT SFCL: 10

B. With SFCL: 2.IN LOOP DISTRIBUTION SYSTEM VOLTAGE SAG WAVEFORM: A.WITHOUT SFCL B. SFCL 11

VI. A. VOLTAGE SAG WITHOUT FCL: Experimental Results B. VOLTAGE SAG WITH FCL: VII. Conclusion In this paper, the effect of FCL on voltage sag is analyzed when a FCL is installed to a radial and loop power distribution system. Firstly, resistor-type FCL and radial/loop power distribution system are modeled. Voltage magnitudes are analyzed according to fault locations and FCL s resistance values, and the lengths of loop system. The simulation results found that FCL will totally compensate the voltage sag as compared with SFCL. FCL is more efficient than SFCL in cost and compensation of sag. 12

References [1]. J.-F. Moon, S.-H. Lim, J.-C. Kim, and S.-Y. Yun, Assessment of the impact of SFCL on voltage sags in power distribution system, IEEE Trans. Appl. Supercond., vol. 21, no. 3, pp. 2161 2164,Jun. 2011. [2]. L. Ye, L. Z. Lin, and K.-P. Juengst, Application studies of superconducting fault current limiters in electric power systems, IEEE Trans. Appl.Supercond., vol. 12, no. 1, pp. 900 903, Mar. 2002. [3]. J. C. Das, Limitations of fault-current limiters for expansion of electrical distribution systems, IEEE Trans. Ind. Appl., vol. 33, no. 4, pp. 1073 1082, Jul./Aug. 1997. [4]. F. Tosato and S. Quaia, Reducing voltage sags through fault current limitation, IEEE Trans. Power Del., vol. 16, no. 1, pp. 12 17,Jan. 2001. [5]. H.-R. Kim, H.-S. Choi, H.-R. Lim, I.-S. Kim, and O.-B. Hyun, Resistance of superconducting fault current limiters based on YBa2Cu3O7 thin films after quench completion, Phys. C, Supercond., vol. 372 376,pp. 1606 1609, Aug. 2002. [6]. S. H. Lim, S. R. Lee, H. S. Choi, and B. S. Han, Analysis of operational characteristics of flux-lock type SFCL combined with powercompensator, IEEE Trans. Appl. Supercond., vol. 15, no. 2, pp. 131 134,Jun. 2005 [7]. H. R. Kim, S. W. Yim, S. Y. Oh, and O. B. Hyun, Recovery in superconductingfault current limiters at low applied voltages, IEEE Trans. Appl.Supercond., vol. 18, no. 2, pp. 656 659, Jun. 2008. [8]. H.-R. Kim, S.-W. Yim, S.-Y. Oh, and O.-B. Hyun, Analysis on recoveryin Au/YBCO thin film meander lines, Progr. Supercond., vol. 9, no. 1,pp. 119 125, 2007 [9]. J.-S. Kim, S.-H. Lim, J.-F. Moon et al., Analysis on the protectivecoordination on neutral line of main transformer in power distribution substation with superconducting fault current limiter, Trans. Korean Inst.Elect. Eng., vol. 58, no. 11, pp. 2089 2094, Nov. 2009. [10]. H. R. Kim, S. W. Yim, O. B. Hyun et al., Analysis on recovery characteristics of superconducting fault current limiters, in Proc. MT-20 Conf.Magn. Technol., Philadelphia, PA, Aug. 27 31, 2007. 13