Design of High Performance FIR Filter Using Vedic Mathematics in MATLAB

Similar documents
International Journal of Advance Engineering and Research Development

Pipelined Linear Convolution Based On Hierarchical Overlay UT Multiplier

Implementation and Analysis of Power, Area and Delay of Array, Urdhva, Nikhilam Vedic Multipliers

Optimized high performance multiplier using Vedic mathematics

DESIGN AND FPGA IMPLEMENTATION OF HIGH SPEED 128X 128 BITS VEDIC MULTIPLIER USING CARRY LOOK-AHEAD ADDER

HIGH SPEED APPLICATION SPECIFIC INTEGRATED CIRCUIT (ASIC) DESIGN OF CONVOLUTION AND RELATED FUNCTIONS USING VEDIC MULTIPLIER

High Speed Vedic Multiplier in FIR Filter on FPGA

Design and FPGA Implementation of 4x4 Vedic Multiplier using Different Architectures

Fpga Implementation Of High Speed Vedic Multipliers

Oswal S.M 1, Prof. Miss Yogita Hon 2

FPGA Implementation of an Intigrated Vedic Multiplier using Verilog

FPGA Implementation of Low Power and High Speed Vedic Multiplier using Vedic Mathematics.

Efficacious Convolution and Deconvolution VLSI Architecture for Productiveness DSP Applications

Comparative Analysis of 16 X 16 Bit Vedic and Booth Multipliers

FPGA Implementation of High Speed Linear Convolution Using Vedic Mathematics

PIPELINED VEDIC MULTIPLIER

Design & Implementation of High Speed N- Bit Reconfigurable Multiplier Using Vedic Mathematics for DSP Applications

Research Journal of Pharmaceutical, Biological and Chemical Sciences

A NOVEL APPROACH OF VEDIC MATHEMATICS USING REVERSIBLE LOGIC FOR HIGH SPEED ASIC DESIGN OF COMPLEX MULTIPLIER

Volume 1, Issue V, June 2013

Comparative Analysis of Vedic and Array Multiplier

FIR Filter Design using Different Window Techniques

Design of Efficient 64 Bit Mac Unit Using Vedic Multiplier

A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Compressors

Aparna Tiwari, Vandana Thakre, Karuna Markam Deptt. Of ECE,M.I.T.S. Gwalior, M.P, India

VLSI Design of High Performance Complex Multiplier

Design of 64 bit High Speed Vedic Multiplier

Hardware Implementation of 16*16 bit Multiplier and Square using Vedic Mathematics

DESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC

ISSN Vol.02, Issue.11, December-2014, Pages:

AN EFFICIENT VLSI ARCHITECTURE FOR 64-BIT VEDIC MULTIPLIER

DESIGN OF 64-BIT ALU USING VEDIC MATHEMATICS FOR HIGH SPEED SIGNAL PROCESSING RELEVANCE S

Department of Electrical and Electronics Engineering Institute of Technology, Korba Chhattisgarh, India

Design and Implementation of an Efficient Vedic Multiplier for High Performance and Low Power Applications

A Compact Design of 8X8 Bit Vedic Multiplier Using Reversible Logic Based Compressor

Review on a Compressor Design and Implementation of Multiplier using Vedic Mathematics

ISSN Vol.02, Issue.08, October-2014, Pages:

Study, Implementation and Comparison of Different Multipliers based on Array, KCM and Vedic Mathematics Using EDA Tools

High Speed and Low Power Multiplier Using Reversible Logic for Wireless Communications

High Performance Vedic Multiplier Using Han- Carlson Adder

DESIGN AND IMPLEMENTATION OF 128-BIT MAC UNIT USING ANALOG CADENCE TOOLS

Keywords Multiplier, Vedic multiplier, Vedic Mathematics, Urdhava Triyagbhyam.

International Journal of Modern Engineering and Research Technology

(i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters

HDL Implementation and Performance Comparison of an Optimized High Speed Multiplier

High Speed Low Power Operations for FFT Using Reversible Vedic Multipliers

IMPLEMENTATION OF HIGH SPEED LOW POWER VEDIC MULTIPLIER USING REVERSIBLE LOGIC

Design of Arithmetic Unit for High Speed Performance Using Vedic Mathematics Rahul Nimje, Sharda Mungale

Design of A Vedic Multiplier Using Area Efficient Bec Adder

FPGA Implementation of a 4 4 Vedic Multiplier

PERFORMANCE COMPARISION OF CONVENTIONAL MULTIPLIER WITH VEDIC MULTIPLIER USING ISE SIMULATOR

(i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters

2. URDHAVA TIRYAKBHYAM METHOD

Design of 32 Bit Vedic Multiplier using Carry Look Ahead Adder

Gibb s Phenomenon Analysis on FIR Filter using Window Techniques

Design, Implementation and performance analysis of 8-bit Vedic Multiplier

FIR window method: A comparative Analysis

Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL

Optimum Analysis of ALU Processor by using UT Technique

Discrete Fourier Transform (DFT)

Reverse Logic Gate and Vedic Multiplier to Design 32 Bit MAC Unit

Fast Fourier Transform utilizing Modified 4:2 & 7:2 Compressor

Departmentof Electrical & Electronics Engineering, Institute of Technology Korba Chhattisgarh, India

DESIGN AND IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS

OPTIMIZATION OF PERFORMANCE OF DIFFERENT VEDIC MULTIPLIER

VHDL based Design of Convolutional Encoder using Vedic Mathematics and Viterbi Decoder using Parallel Processing

International Journal Of Global Innovations -Vol.5, Issue.I Paper Id: SP-V5-I1-P44 ISSN Online:

A Comparative Performance Analysis of High Pass Filter Using Bartlett Hanning And Blackman Harris Windows

Low Power LFM Pulse Compression RADAR with Sidelobe suppression

Implementation of High Speed Signed Multiplier Using Compressor

VLSI Design and Implementation of Binary Number Multiplier based on Urdhva Tiryagbhyam Sutra with reduced Delay and Area

CO JOINING OF COMPRESSOR ADDER WITH 8x8 BIT VEDIC MULTIPLIER FOR HIGH SPEED

Available online at ScienceDirect. Procedia Computer Science 85 (2016 )

Area Efficient Modified Vedic Multiplier

FPGA Implementation of Multiplication and Accumulation Unit using Vedic Multiplier and Parallel Prefix adders in SPARTAN 3E

Bhawna Bishnoi 1, Ghanshyam Jangid 2

Novel High speed Vedic Multiplier proposal incorporating Adder based on Quaternary Signed Digit number system

IMPLEMENTATION OF AREA EFFICIENT MULTIPLIER AND ADDER ARCHITECTURE IN DIGITAL FIR FILTER

Optimal FIR filters Analysis using Matlab

International Journal of Modern Engineering and Research Technology

ELEC-C5230 Digitaalisen signaalinkäsittelyn perusteet

FPGA Implementation of Complex Multiplier Using Urdhva Tiryakbham Sutra of Vedic Mathematics


Design and Implementation of Modified High Speed Vedic Multiplier Using Modified Kogge Stone ADD ER

Digital Filters IIR (& Their Corresponding Analog Filters) Week Date Lecture Title

Research Article Design of a Novel Optimized MAC Unit using Modified Fault Tolerant Vedic Multiplier

INVESTIGATION AND VLSI IMPLEMENTATION OF LINEAR CONVOLUTION ARCHITECTURE FOR FPGA BASED SIGNAL PROCESSING APPLICATIONS

LOW POWER SQUARE AND CUBE ARCHITECTURES USING VEDIC SUTRAS

Review Paper on an Efficient Processing by Linear Convolution using Vedic Mathematics

CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR

Design of FIR Filter for Efficient Utilization of Speech Signal Akanksha. Raj 1 Arshiyanaz. Khateeb 2 Fakrunnisa.Balaganur 3

Performance Analysis of 4 Bit & 8 Bit Vedic Multiplier for Signal Processing

Realisation of Vedic Sutras for Multiplication in Verilog

The Comparative Study of FPGA based FIR Filter Design Using Optimized Convolution Method and Overlap Save Method

Digital Signal Processing

FPGA Based Vedic Multiplier

International Journal of Advance Research in Engineering, Science & Technology

COMPARATIVE ANALYSIS ON POWER AND DELAY OPTIMIZATION OF VARIOUS MULTIPLIERS USING VHDL

Design of FIR Filters

DIGITAL FILTERS. !! Finite Impulse Response (FIR) !! Infinite Impulse Response (IIR) !! Background. !! Matlab functions AGC DSP AGC DSP

Transcription:

Design of High Performance FIR Filter Using Vedic Mathematics in MATLAB Savita Srivastava 1, Dr. Deepak Nagaria 2 PG student [Digital Comm.], Department of ECE, B.E.I.T, Jhansi, U.P, India 1 Reader, Dept. of ECE, H.O.D, Department of EE, B.E.I.T, Jhansi, U.P, India 2 ABSTRACT: In this paper design of high performance FIR filter using Vedic mathematics is presented. Vedic mathematics is ancient Indian system of Mathematics. The Vedic s used in the paper are Urdhava Triyakbhyam and Nikhilam Navatascharama. These algorithms utilize minimum computation time and can be used for multiplication of all type of numbers. The performance of Nikhilam is compared with Urdhava Triyagbhyam and Conventional in order to highlight the speed superiority by reducing the computation time. The magnitude responses of FIR filter are also observed at different filter order. This enhances the performance of digital signal processor. The coding is done in MATLAB to find the filter coefficients. KEYWORDS: Urdhava Triyagbhyam sutra, Nikhilam sutra, Vedic Mathematics, FIR Filter, MATLAB I.INTRODUCTION Multipliers are one of the most powerful tools of digital signal processing for performing different operations like filter design, convolution, FFT, circular convolution[1]. The speed of processor depends on the speed of s. Hence fast multiplication operations are extremely important in digital signal processing [2]. One of the most commonly used applications in DSP is FIR filter design. Fir filter are highly stable filter and are simple to design. In signal processing, convolution is used in the design of FIR filter [3]. FIR filter is also called convolution filter; as multiplication of sequence in time domain is equivalent to convolution in frequency domain [4]. This paper represents designing of high performance FIR filter using window based on Vedic technique by using the algorithm of Nikhilam sutra which increases the speed of s by reducing number of iterations. This enhances the performance of digital signal processor. II.LITERATURE SURVEY Akalesh k.itawadiya. et.al describes the DSP operations using Vedic Mathematics in their research. In this paper, they proposed an algorithm for DSP operations (linear convolution, circular convolution, correlation) using Urdhava Triyagbhyam. The fast computation of DSP operation of two finite length sequences was performed in single GUI window. They have provided the information that DSP operation based on Urdhava Triyagbhyam of Vedic mathematics reduced the processing time as compared to inbuilt function of MATLAB [6]. Tushar shukla.et.al. presented a design of high speed for FIR filter using window. In this paper they have describe the ology of FIR filter design based on linear convolution concept using Urdhava Tiryagbhyam. The FIR filter design using windows (Flat Top, Gaussian, triangular) are implemented by Urdhava Tiryagbhyam multiplication algorithm in GUI. They have claimed that FIR filter based on Vedic consumed less average execution time as compared to inbuilt function of MATLAB [7]. Harpeet singh dhillion.et.al. proposed a using Urdhava Triyagbhyam algorithm, which is optimized by Nikhilam algorithm. They have suggested a reduced bit multiplication using Urdhava Tiryagbhyam sutra and Nikhilam sutra [8]. Copyright to IJAREEIE www.ijareeie.com 12636

III.VEDIC MATHEMATICS Vedic Mathematics is ancient Indian system of mathematics that was rediscovered in the early twentieth century by Swami Bharati Krishna Teerthaji Maharaj from ancient Indian scriptures. In 1884-1960, Swami Bharati Krishna Teerthaji Maharaj, a scholar of puri, rediscovered the ancient Indian mathematics from Atharva. After extensive research on Atharva, swamiji developed unique of calculation based on 16 sutras and 13 sub sutras and this ancient system of mathematics is called Vedic mathematics. [8, 9] Vedic means to know without limit. It is derived from Sanskrit word Veda. Vedic mathematics has unique technique of calculation based on simple rule and principle with which mathematical problem can be solved easily. The caliber of Vedic mathematics is lies in the fact that it simplified and optimized the complex looking problem in conventional mathematics to simple one. This is so because the Vedic mathematics formulae are claimed to be based on the natural Principles and simple which the human mind function. Vedic mathematics is based on 16 sutras and 16 subsutras which can be applied to arithmetic, trigonometry, algebra, geometry, calculus. Vedic mathematics holds two sutras for performing multiplication. These Vedic mathematics formulae are not to be found in present text of Atharva Veda because these formulae were constructed by Swamiji himself. Vedic mathematics is not only a mathematical wonder but also it is logical [10]. That s why Vedic mathematics has such a degree of eminence which cannot be disapproved. These VM formulas can be used for the implementation, computation and optimization of digital s in the design of digital signal processing. IV.URDHAVA TIRYAGBHYAM SUTRA Urdhava and Tiryagbhyam sutra words are derived from Sanskrit literature which means vertical and crosswise. It is general multiplication formula applicable to different cases of multiplication. Urdhava Tiryagbhyam generates all partial products with concurrent addition of these partial products. Urdhava sutra is used in the generation of parallelism of partial product and their sums [11,12]. This sutra can be generalized for N*N bit number. This is independent of clock frequency of the processor. METHDOLOGY OF MULTIPLICATION OF TWO DECIMAL NUMBERS: Least significant digit on both side of line is multiplied vertically to get their product. This generates one of the bits and a carry. This carry is added in next step. The digit on both side of the line is multiplied crosswise, and then the two are added to get their result as a sum in which pre-carry is added. Hence the process continues; and in each step, least significant bit acts as the result bit and all other bit acts as the carry for the next step. To illustrate this ology, let us consider the multiplication of two decimal numbers (25 * 35). Step1: Step2: 2 5 2 5 Result=25 Result=25 Pre-carry=2 Pre-carry=0 3 5 carry= 2 3 5 carry=2 5 7 Step3: 2 5 Answer= 875 Result=6 Pre-carry=2 3 5 8 Fig.1 Urdhava Triyagbhyam Method Copyright to IJAREEIE www.ijareeie.com 12637

V.NIKHILAM NAVATASCHARAMA SUTRA Nikhilam sutra literally means all from nine and last from ten. It converts large digit multiplications into smaller multiplication by few additions, subtraction and shift operations. It reduces the number of iterations by reducing the whole multiplication [13,14]. METHDOLOGY OF MULTIPLICATION OF TWO NUMBERS Estimate the compliment of and multiplicand. These are put against them respectively. Compute the product of the compliment and result is set in right side of final result. Further calculate the cross sum or cross subtraction of two digits and result is set in left side of final result. The final result is obtained by concatenating LHS and RHS. To illustrate this ology, let us consider the multiplication of two decimal numbers (99 * 98). NEARESTBASE=100 Step1: compliment Step2: 98 2(98-100 ) 98-2 99 1(99-100) 99-1 2 Step3: 98-2 99-1 (98-1) or (99-2) Result= 100*97+2 =9702 Fig.2 Nikhilam Navatascharama Method VI.IMPLEMENTATION IN FIR FILTER FIR filters are generally preferred in several applications because they provide an exact linear phase over the whole frequency range and they are always stable. FIR filter are all zero filter and its input output relation is obtained by using the equation of linear convolution [15, 16, 17]: y (n) = h (k).x (n-k) (1) In FIR filter input sequence x(n) and filter coefficient sequence h(n) are finite. Hence the convolution of input sequence x (n) with h (n) gives output sequence y (n). Thus the out response is expressed as M y (n)= 1 h ( k). x (n-k) (2) k 0 By expanding the equation we get, Y(n)= h(0).x(n) + h(1).x(n-1) + h(2).x(n-2) +...+ h(n-1).x(n-m+1) (3) Copyright to IJAREEIE www.ijareeie.com 12638

x(n-1) x(n-2) x(n-3) x(n-m+1) x(n) Z -1 Z -1 Z -1 Z -1 h(0) h(1) h(2) h(3) ------------- h(m-1) h(m) + + + + + y(n) Fig.3 Direct Form Realization of FIR Filter The above figure is direct form realization of FIR filter which is obtained from the expansion of equation (2).this structure has R-1 addition and R multiplication. It is simple to design FIR filter using window. In the window, the desired response specification Hd (w), corresponding unit sample response h d (n) is determined using the following relation: h d (n) = 1 2 H d (w).e jwn dw (4) where H d (w) = n h d (n).e -jwn (5) To design a FIR filter, length of output sequence must be finite. So window function is used to truncate filter coefficient and sample at point M-1 to minimize computation time and make causal shift [18, 19]. VII.RESULT AND OBSERVATION In this paper FIR Low Pass Filter is designed using windows (Hamming, Hanning, Blackman, and Kaiser). The filter specifications are real world and MATLAB is used to find out the Filter coefficients. MATLAB is a software package of fourth generation programming language. It has its own high level programming language for computing technical numeric and visualization. Although any filter specification can be taken but for the sake of implementation the following are considered for FIR Low Pass filter. Copyright to IJAREEIE www.ijareeie.com 12639

Table I. Parameter specification Parameter Values Sampling Frequency Cut-off Frequency 50000Hz 11800Hz Order 20,34,68,128 The filter coefficients are obtained from the relation [20, 21] h (n) = h D (n). w (n) Vedic multiplication magnitude response(db) 0.9 0.8 0.7 0.6 0.5 0.4 magnitude response of hann window oreder20 order34 order68 order128 0.3 0.2 0 0.5 1 1.5 2 2.5 frequency(hz) x 10 4 Fig.4 Low pass filter using Hanning Window Figure 4 gives magnitude response of FIR Low Pass filter of 20,34,68,128 order and at particular cutoff frequency of 11800Hz and sampling frequency of 50000Hz using hanning window which shows that, with increase in M the main lobe becomes narrower, side lobe amplitudes remain unaffected but width of the side lobes decreases. magnitude response(db) 0.9 0.8 0.7 0.6 0.5 0.4 magnitude response of hamming window oreder20 order34 order68 order128 0.3 0.2 0 0.5 1 1.5 2 2.5 frequency(hz) x 10 4 Fig.5 Low pass filter using Hamming Window Copyright to IJAREEIE www.ijareeie.com 12640

Figure 5 gives magnitude response of FIR Low Pass filter of 20,34,68,128 order and at particular cutoff frequency of 11800Hz and sampling frequency of 50000Hz using hamming window which shows that, with increase in M the main lobe becomes narrower, side lobe amplitudes remain unaffected but width of the side lobes decreases. The Hamming window exhibits similar characteristics to the Hanning window but further suppresses the first side lobe. magnitude response(db) 0.9 0.8 0.7 0.6 0.5 0.4 magnitude response of blackmann window oreder20 order34 order68 order128 0.3 0.2 0 0.5 1 1.5 2 2.5 frequency(hz) x 10 4 Fig.6 Low pass filter using Blackman Window Figure 6 gives magnitude response of FIR Low Pass filter of 20,34,68,128 order and at particular cutoff frequency of 11800Hz and sampling frequency of 50000Hz using blackman window which shows that, with increase in M the main lobe becomes narrower and width of the side lobes decreases. An advantage with the Blackman window over other windows is that it has better stop band attenuation and with less pass band ripple. magnitude response(db) 0.8 0.7 0.6 0.5 0.4 0.3 magnitude response of kaiser window oreder20 order34 order68 order128 0.2 0.1 0 0.5 1 1.5 2 2.5 frequency(hz) x 10 4 Fig.7 Low pass filter using Kaiser Window Figure 7 gives magnitude response of FIR Low Pass filter of 20,34,68,128 order and at particular cutoff frequency of 11800Hz and sampling frequency of 50000Hz using Kaiser window which shows that, with increase in M the main lobe becomes narrower and width of the side lobes decreases. Kaiser window is most commonly used window in FIR filtering because shape of main lobe and side can be adjusted by selection of M and alpha. Copyright to IJAREEIE www.ijareeie.com 12641

Table II. Execution time of FIR low pass filter for order 20 Fir window Nikhilam Urdhvya Conventional Hamming 0.0875sec. 0.166sec. 0.426sec. Hann 0.0755sec. 0.141sec. 0.418sec. Blackman 0.127sec. 0.156sec. 0.466sec. Kaiser 0.0645sec. 0.186sec. 0.398sec. Table II represents Vedic s versus conventional average proposed time comparison for various window of 20 order low pass FIR Filter with input as unit impulse signal. The Comparisons suggest that the execution time taken by Vedic Method is less as compared to conventional. Thus Nikhilam sutra of Vedic is proved to be faster as compare to Urdhava Triyagbhyam of Vedic and Conventional. Table III. Execution time of FIR low pass filter for order 34 Fir window Nikhilam Urdhvya Conventional Hamming 0.119sec. 0.186sec. 0.506sec. Hann 0.123sec. 0.168sec. 0.518sec. Blackman 0.156sec. 0.191sec. 0.529sec. Kaiser 0.0815sec. 0.175sec. 0.456sec. Table III represents Vedic s versus conventional average proposed time comparison for various window of 34 order low pass FIR Filter with input as unit impulse signal. The Comparisons suggest that the execution time taken by Vedic Method is less as compared to conventional. Thus Nikhilam sutra of Vedic is proved to be faster as compare to Urdhava Triyagbhyam of Vedic and Conventional Table IV. Execution time of FIR low pass filter for order 68 Fir window Nikhilam Urdhvya Conventional Hamming 0.164sec. 0.235sec. 0.526sec. Hann 0.170sec. 0.244sec. 0.521sec. Blackman 0.203sec. 0.258sec. 0.539sec. Kaiser 0.122sec. 0.206sec. 0.469sec. Table IV represents Vedic s versus conventional average proposed time comparison for various window of 68 order low pass FIR Filter with input as unit impulse signal. The Comparisons suggest that the execution time taken by Vedic Method is less as compared to conventional. Thus Nikhilam sutra of Vedic is proved to be faster as compare to Urdhava Triyagbhyam of Vedic and Conventional. Copyright to IJAREEIE www.ijareeie.com 12642

Table V. Execution time of FIR low pass filter for order 128 Fir window Nikhilam Urdhvya Table V represents Vedic s versus conventional average proposed time comparison for various window of 128 order low pass FIR Filter with input as unit impulse signal. The Comparisons suggest that the execution time taken by Vedic Method is less as compared to conventional. Thus Nikhilam sutra of Vedic is proved to be faster as compare to Urdhava Triyagbhyam of Vedic and Conventional. VIII.CONCLUSION The proposed Vedic in FIR filter shows sufficient speed improvement. In this work, execution timing proved that Nikhilam is giving better speed of response by reducing the computation time in comparison to Urdhava and Conventional s. Vedic provides many interesting sutras but their application has not been fully exploited to the field of digital signal processing. Further work using Nikhilam Sutra is in DFT, Image Processing, IFFT, FFT. REFERENCES Conventional Hamming 0.194sec. 0.308sec. 0.536sec. Hann 0.236sec. 0.295sec. 0.528sec. Blackman 0.203sec. 0.280sec. 0.519sec. Kaiser 0.187sec. 0.257sec. 0.486sec. [1] Gupta,A., Malviya, U., Kapse, V., Design High Speed Arithmetic Logic Unit Based On Ancient Vedic Multiplication Technique, in International Journal of Modern Engineering Research, Vol. 2, No.4, pp.2695-2698, July-Aug, 2012. [2] R.sridevi, Palakurthi, A., Sadhula, A., Mahreen, H., Design of a High Speed Multiplier ( Ancient Vedic Mathematics approach), International Journal of Engineering Research, Vol. 2, No.3, pp.183-186, 01July, 2013. [3] Puri, P.S., Patil. U.A., High Speed Vedic Multiplier in FIR Filter on FPGA, in IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), Vol. 4, No.3, pp. 48-53, May-June, 2014. [4] Choudhary, A.R., Fir Filter Design Techniques, Electronic Systems Group, EE Dept., IIT Bombay. [5] Chaturvedi, S., Roy V., Soni, A., Kanojia K., FIR Filter Design Using Vedic Mathematics, in International Journal of Engineering Innovation & Research, Vol. 2, No.6, 2013. [6] Itawadiya, A. K.., Mahle, R., Patel, V., Kumar D., Design a DSP operation using Vedic Mathematics, IEEE International Conference on Communication and Signal Processing, 3-5 April, 2003. [7] Shukla, T., Kumar, P.S., Prabhakar, H., High Speed Multiplier for FIR Filter Design using Window, in proc. IEEE International Conference on Signal Processing and Integrated Networks (SPIN),2014. [8] Dhilion, H.S., Mitra, A., A reduced bit multiplication algorithm for digital arithmetic, in International Journal of Computational and Mathematical Sciences, pp. 64-9,2008. [9] Jagadguru Swami Sri Bharath Krishna Tirathraji, Vedic Mathematics or sixteen Sutras from the Vedas, Motilal Banarsidas, Varanasi (India), 1965. [10] Kunchigi, V., Kulkarni, S., Kulkarni, S., 32-Bit MAC Unit Design Using Vedic Multiplier, International Journal of Scientific and Research publications, vol. 3, No.2, February, 2013. [11] Pushpangadan, R., Sukumaran, V., Innocent, R., Sasikumar, D., Suundar, V., High Speed Vedic Multiplier for Digital Signal Processors, in IETE Journal Of research, Vol. 55, No.6, Nov-Dec,2009. [12] Thapliyal, H. and Arbania, H.R., A Time-Area-Power Efficient Multiplier and Square architecture based on Ancient Indian Vedic Mathematics, International Conference on VLSI (VLSI 04), Las Vegas, Nevada, pp.434-9, June, 2004. [13] R.P.Meenaakshi Sundari, D.Subathra, M.S.Dhanalaxmi, Enhancing Multiplier Speed in Fast Fourier Transform Based on Vedic mathematics, in Proc. International Journal of VLSI design & communication Systems(VLSICS), Vol. 4, No.3, June,2013. [14] Sahu, S.K., Panda, R. and Pradhan, M., Speed Comparison of 16 16 Vedic Multipliers, in Proc. International Journal on Computer applications, Vol.21, No.6, 2011. [15] Proakis, J.G and Monilakis, D.G., Digital Signal Processing: principles, algorithms and applications, Prentice-Hall, 4 th Edition, 1996. [16] Mitra, S.K., Digital Signal Processing: A Computer Based Approach, New York: Tata McGraw Hill Higher Education, 3 rd Edition, 2006. [17] Tan.Li, Jiang, J., Digital Signal Processing: Fundamental and application, 2 nd Edition, 2013. [18] Barapate, R.A., Digital Signal Processing, Pune: Tech-Max Publication, Edition 2007. [19] Ifeachor, E.C., Jervis, B.W, Digital Signal Processing, 2 nd Edition, Low Price Edition, 2007. [20] Salivahan, S., Vallavaraj, A., Gonanaapriya, C., Digital Signal Processing, Tata McGraw-Hill. [21] Singhal, E., Performance Analysis of Finite Impulse Response(FIR) Filter Design Using Various Window Methods, in International Journal of Scientific Research Engineering & Technology (IJSRET), Vol.1, No. 5, pp 018-021, August, 2012. [22] Gupta, S., Panghal, A., Performance Analysis of FIR Filter Design by Using Rectangular, Hanning and Hamming Windows Methods, International Journal of Advanced Research in Computer Science and Software Engineering, Vol. 2, No.6, June, 2012. Copyright to IJAREEIE www.ijareeie.com 12643