FLIP CHIP LED SOLDER ASSEMBLY

Similar documents
B. Flip-Chip Technology

FILL THE VOID III. Tony Lentz FCT Assembly Greeley, CO, USA

Bumping of Silicon Wafers using Enclosed Printhead

UMS User guide for bare dies GaAs MMIC. storage, pick & place, die attach and wire bonding

APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS

Application Note 5026

AN5046 Application note

Broadband Printing: The New SMT Challenge

A Technique for Improving the Yields of Fine Feature Prints

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

1. Exceeding these limits may cause permanent damage.

DESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF PASSIVE COMPONENTS

RESERVOIR PRINTING IN DEEP CAVITIES

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

MAAP Power Amplifier, 15 W GHz Rev. V1. Features. Functional Schematic. Description. Pin Configuration 2. Ordering Information

Understanding stencil requirements for a lead-free mass imaging process

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.

AND8211/D. Board Level Application Notes for DFN and QFN Packages APPLICATION NOTE

Laser Solder Attach for Optoelectronics Packages

TGP GHz 180 Phase Shifter. Primary Applications. Product Description. Measured Performance

BGA (Ball Grid Array)

Applications of Solder Fortification with Preforms

SMT Troubleshooting. Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide

FEATURES DESCRIPTION ABSOLUTE MAXIMUM RATINGS. T AMB = +25 C ( Unless otherwise specified )

TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array

BREAKING THROUGH FLUX RESIDUES TO PROVIDE RELIABLE PROBING ON PCBAS- CONSISTENT CONNECTIONS ACROSS DIFFERENT NO-CLEAN SOLDERS, FLUXES AND LAND DESIGNS

MASW M/A-COM Products V2. with Integrated Bias Network. Features. Description. Yellow areas denote wire bond pads.

Fill the Void IV: Elimination of Inter-Via Voiding

M series. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.

Flip chip Assembly with Sub-micron 3D Re-alignment via Solder Surface Tension

Silicon PIN Limiter Diodes V 5.0

Application Note AN-1011

MA4L Series. Silicon PIN Limiters RoHS Compliant. M/A-COM Products Rev. V12. Features. Chip Outline. Description. Applications

Application Note. Soldering Guidelines for Module PCB Mounting Rev 13

What the Designer needs to know

IMPROVED SMT AND BLR OF 0.35MM PITCH WAFER LEVEL PACKAGES

The Problems. Spheretek Wafer Bumping The Low Cost and Reliable Solution to Production Wafer Packaging

Unique LED enabling limitless design freedom

HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY?

INFLUENCE OF PCB SURFACE FEATURES ON BGA ASSEMBLY YIELD

TGA2509. Wideband 1W HPA with AGC

BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES

CHAPTER 11: Testing, Assembly, and Packaging

QUALITY SEMICONDUCTOR, INC.

TGA GHz 2.5 Watt, 25dB Power Amplifier. Key Features and Performance. Preliminary Measured Performance Bias Conditions: Vd=7V Id=640mA

Brief Introduction of Sigurd IC package Assembly

Module No. # 07 Lecture No. # 35 Vapour phase soldering BGA soldering and De-soldering Repair SMT failures

EVALUATION OF STENCIL TECHNOLOGY FOR MINIATURIZATION

A FEASIBILITY STUDY OF CHIP COMPONENTS IN A LEAD-FREE SYSTEM

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

17-43 GHz MPA / Multiplier. S-Parameters (db) P1dB (dbm)

WB/WT/WXSC 250µm/WLSC100µm - Assembly by Wirebonding

High Power Ka-Band SPDT Switch

To See is to Survive!

Advanced Packaging - Pulsed-laser Heating for Flip Chip Assembly

MASW P. SURMOUNT PIN Diode Switch Element with Thermal Terminal. Features. Description. Ordering Information 2.

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

Application Bulletin 240

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

Handling and Processing Details for Ceramic LEDs Application Note

Soldering Module Packages Having Large Asymmetric Pads

AND8081/D. Flip Chip CSP Packages APPLICATION NOTE

Measured Fixtured Data Bias: 40mA Isolation (db)

Cree EZ1000 Gen 2 LEDs Data Sheet (Cathode-up) CxxxEZ1000-Sxx000-2

Capabilities of Flip Chip Defects Inspection Method by Using Laser Techniques

QUANTIFYING QUALITATIVE ATTRIBUTES OF CORED SOLDER WIRE IN LED LUMINAIRE SOLDERING - PART I

HOTBAR REFLOW SOLDERING

4 Watt Ka-Band HPA Key Features Measured Performance Primary Applications Ka-Band VSAT Product Description

Assembly Instructions for SCC1XX0 series

High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

PAGE 1/6 ISSUE Jul SERIES Micro-SPDT PART NUMBER R516 XXX 10X R 516 _ 1 0 _

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

Murata Silicon Capacitors WBSC / WTSC / WXSC 250 µm / WLSC 100 µm Assembly by Wirebonding. Table of Contents

23-29 GHz High Power Amplifier TGA9070-SCC

12-18 GHz Ku-Band 3-Stage Driver Amplifier TGA2507

Chapter 11 Testing, Assembly, and Packaging

33-47 GHz Wide Band Driver Amplifier TGA4522

APPLICATION NOTE. BGA Package Overview. Prepared by: Phill Celaya, Packaging Manager Mark D. Barrera, Broadband Knowledge Engineer.

Assembly Instructions for SCA6x0 and SCA10x0 series

WLCSP and FlipChip Production Bumping Using Electroless Ni/Au Plating And Wafer Level Solder Sphere Transfer Technologies

Design of Experiments Technique for Microwave / Millimeter Wave. Flip Chip Optimization

Transistor Installation Instructions

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

TGV2204-FC. 19 GHz VCO with Prescaler. Key Features. Measured Performance. Primary Applications Automotive Radar. Product Description

Ceramic Monoblock Surface Mount Considerations

VT-35 SOLDER PASTE PRINTING DEFECT ANALYSIS AND PREVENTION. Script Writer: Joel Kimmel, IPC

GSP. TOYOTA s recommended solder paste for automotive electronics. Product information. LEAD FREE solder paste.

Surface Mount Header Assembly Employs Capillary Action

TGF Watt Discrete Power GaN on SiC HEMT. Key Features. Measured Performance. Primary Applications Space Military Broadband Wireless

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

High Power DC - 18GHz SPDT FET Switch

Winter College on Optics: Fundamentals of Photonics - Theory, Devices and Applications February 2014

!"#$%&'()'*"+,+$&#' ' '

6-13 GHz Low Noise Amplifier TGA8399B-SCC

TGF Watt Discrete Power GaN on SiC HEMT. Key Features. Measured Performance. Primary Applications Space Military Broadband Wireless

What Can No Longer Be Ignored In Today s Electronic Designs. Presented By: Dale Lee

Odd-Form Factor Package Wire Bond Case Studies

MLPF-WB55-01E GHz low pass filter matched to STM32WB55Cx/Rx. Datasheet. Features. Applications. Description

Transcription:

As originally published in the SMTA Proceedings FLIP CHIP LED SOLDER ASSEMBLY Gyan Dutt, Srinath Himanshu, Nicholas Herrick, Amit Patel and Ranjit Pandher, Ph.D. Alpha Assembly Solutions South Plainfield, NJ, USA Gyan.Dutt@AlphaAssembly.com ABSTRACT Flip-Chip and Chip Scale Package (CSP) Light Emitting Diodes (LEDs) are being increasingly adopted for applications in TV backlight and mobile flash. Lately they are also being used for automotive interior, street lighting and even and general lighting applications. The advantages of very small form factor, easier optics, improved thermal dissipation and no wire-bond result in unrivaled high lumen density at lower cost. Eutectic gold tin (AuSn 80/20) is the die attach material of choice for flip-chip LEDS. Lately, there has been a significant effort to make these devices compatible with SMT. However, SMT assembly of these small packages is challenging. Package float and tilt can result in sub-par assembly yields. In this study, a pin transfer (also called stamping) process was adapted to assemble flip-chip CSP LEDs with fine pitch solder paste. Pin transfer or stamping is a popular method to assemble small lateral and vertical LEDs on flat substrates. However flip-chip LEDs are tricky because of their rectangular interconnect pads with small gaps (that are increasingly getting smaller). In this presentation we will present the findings of this flipchip assembly process development by the pin transfer process. Solder reservoir height and die attach conditions were varied to optimize solder spread, voiding and die shear for commercial flip-chip CSPs. Also preliminary results on the effect of cleaning of LEDs (after assembly) on light output and color are also presented. This study is relevant for LED packaging and LED module assembly makers who use flip chip for automotive, backlight and general lighting applications. Key words: LED, Die Packaging, Die Attach, Flip chip, Solder, SMT, Pin Transfer, Cleaning LED CHIP STRUCTURES There are three main LED chip structures (Figure 1). The Lateral structure consists of laterally spaced electrodes (with one wire-bond for each electrode) and is used in low power applications. The Vertical structure, used for most of the high and super-high power applications, consists of a conductive substrate at the bottom which forms the bottom electrode with the current flowing vertically. The Flip-Chip structure has both electrodes on one side and is put face down on the substrate. It provides the highest lumen density at cost lower than vertical structure. Any of these three structures can also be mounted directly on a board, next to each other, to form Chip-on-Board (CoB) modules. LATERAL CHIP on BOARD FLIP CHIP INCREASING POWER Figure 1: Common LED structures VERTICAL FLIP CHIP and CHIP SCALE PACKAGE LEDS The high lumen density (and low lumen/$) advantage of the Flip-Chip LED structure (as mentioned above) essentially stems from replacement of the wire-bonds by relatively large area contacts that serve as both electrical and thermal pads. The improvement in heat dissipation allows the chip to be driven at high currents without the need for expensive highly conductive substrate (like CuW) which, along with reduced defects from the absence of the wire-bonds, extends the lifetime. The small form factor (and flat wire-bond free surface) also makes optical design much easier thereby reducing the cost even further. Lately there has been a concerted effort by most LED makers to use the flip-chip structure to make a chip-scale package (CSP) with the foot print very close to the flip-chip pads compatible with solder (and SMT process) especially for COB applications. The idea is to put the solder compatible pads (and sometimes even interconnects) at the wafer-level. The chips can then be picked and placed by either a high precision die bonder (with solder printed on substrate pads), or preferably, by a regular pick-place machine (also sometimes called a chip shooter) on the SMT line. The SMT option is very attractive for several reasons. While it adds one step at the back-end (solder pads), it skips the traditional packaging (die attach on a sub-mount substrate and wire-bonding) step completely. As a result the module makers can buy the CSPs and assemble them directly on SMT lines (cheaper equipment with higher throughput). Proceedings of SMTA International, Sep. 25-29, 2016, Rosemont, IL, USA Page 83

EXPERIMENTAL In this study, a pin transfer process was adapted to assemble commercially available flip-chip LEDs with solder. Pin transfer (also called stamping) consists of using a pin (or a set of pins configured to match the foot print of the die) to stamp the solder off a reservoir on to the substrate. The die is then aligned and placed on the substrate (with the solder stamp) and then reflowed. Pin transfer is very popular for both lateral (mesa) and vertical LED die attach since it is a very high throughput process (up to 15K units per hour) and is SMT compatible. The thin bond line (5-10 um typically) ensures lower thermal resistance compared to conventional printing. Finally it also allows assembly with cavity packages which normally require use of a 3-D stencil. An ASM pin transfer die bonder ASMD838L was used for the pin transfer with a no-clean solder paste. Commercially available UV flip-chip dies (from Lumileds) were assembled on custom designed silver finish lead frames. A Heller 7-stage reflow oven was used to reflow the assemblies. The flip-chip die pads and the substrate pad are shown in Figure 2, while the reflow profile used is shown in Figure 3. Figure 3: Reflow profile used First the pin transfer stability of solder paste was studied over a typical 8-hour work shift with 1x1 mm dummy silicon dies (Cr/Ni/Au finish) on FR4 substrate. The Paste volume transfer (which translates into bond line thickness control), die shear and die shear failure mode were recorded over 8 hours. Next the flip-chip dies were assembled on the substrate. Pin transfer reservoir height was varied and fillet size, voiding and die shear were recorded. The assembled parts were cleaned via in-line and ultrasonic batch cleaning stations at 60C by Zestron Inc. with different cleaning chemistries. The cleaned and un-cleaned parts were characterized for radiant flux before and after aging (at 150C for 1000 hours). Preliminary, pre-aging results are discussed in this paper. (a) (b) Figure 2: (a) Flip-chip die pad and (b) Gap between substrate pads Flip-chip parts were also assembled by printing solder paste on substrates and placing flip-chip dies (from Lumileds) by Datacon bonder (model EVO220). Both water soluble and no-clean solder pastes were used. This print-place process is essentially identical to the traditional SMT process (with the exception of the use of the more accurate bonder instead of the pick-place / chip-shooter) and its results are not included or discussed in this paper. RESULTS The pin transfer volume stability for solder paste shown in Figure 4. As can be the seen the variation in the volume over 8 hours is maximum 15% (difference between maximum and minimum volumes deposited at 1 hour intervals over 8 hours). This translates into ~2 micron variation in bond-line-thickness (BLT) over 8 hours which meets the spec for almost all applications (see Figure 5 for the measured BLT variation). Proceedings of SMTA International, Sep. 25-29, 2016, Rosemont, IL, USA Page 84

On the other end, higher reservoir heights (600-700 um), resulted in excessive volume transfer and excessive spread around the pad that may block edge light emitting regions (or block the reflective pad on the substrate thereby indirectly reducing the light extracted). Weight of Pin Transfer in mg Weight of Pin transfer with Time 1.05 0.85 0.65 0.45 0.25 0 hr 2 hr 4 hr 6 hr 8 hr Time Figure 4: Solder weight variation over time during 8-hour pin transfer over 8-hours BLT Variation during Pin Transfer BLT [um] 20 15 10 5 0 2 4 6 Time [Hours] 8 10 Figure 5: Bond line thickness variation over 8 hours The reservoir thickness optimization results are discussed next. The bond force had to be kept at the lower end of the bonder range (30-50 grams) to prevent excess squeeze out while the bonding time was kept as short as possible to ensure high throughput as well as to minimize the paste squeeze out. Hence, the reservoir thickness optimization becomes a key to ensure that there is no bridging between the p & n pads while at the same time there is enough solder volume for adequate die shear strength. Flip-chip LED s active light emitting areas are close to the bottom of the die and it is important to ensure that the interconnect material (solder in this case) does not block the light from these active regions. For this reason the interconnect material and any residue associated with this material should not spread beyond the solder pads. Figure 6: Pin transferred solder and squeeze out after die placement (wet) before reflow Figure 6 shows the transferred solder paste squeeze out after die placement and x-ray of the die-substrate assemblies at different reservoir heights before solder reflow. The assemblies after reflow are shown in Figure 7. It is important to note that for all reservoir heights the solder squeeze out in-between the die pads was contained and there was absolutely no bridging (as clearly seen in x-ray shots). At the lowest reservoir height (200 um), the volume of solder transferred was inadequate to cover the entire pad area and did not coalesce to form a uniform interconnect layer between the die and the substrate. The distinct circular deposits of wet solder can be seen both before and after reflow. For 300 um height setting, the paste did coalesce, however, the spread around the pad was non-uniform. Proceedings of SMTA International, Sep. 25-29, 2016, Rosemont, IL, USA Page 85

Figure 8: Die shear variation as a function of Reservoir Height Figure 7: Solder coalescence and fillet at different reservoir heights The volume of transferred solder also results in different levels of die shear and voiding. Excessive solder (from a thick reservoir height), although not desirable for active light emission, does help reduce the voiding and increase the die shear strength. The low volume transfer (off the lower reservoir heights, especially 200-300 um) resulted in higher voiding and lowest die shear. It is important to note that the intermediate reservoir height settings (at 400-500 um) gave the optimal balance between coverage (which impacts die shear and voiding), coalescence and fillet spread. The effect of cleaning the assemblies on radiant flux is shown in Figure 9. The measurements clearly indicate that radiant flux output is significantly higher for the cleaned assemblies irrespective of the chemistries used. The radiant flux for the best-cleaned assemblies is on the order of 15% higher than the un-cleaned ones. Table 1 summarizes the process outputs like die shear, voiding, fillet, coalescence, mid-chip solder balling etc. as a function of reservoir height. Figure 8 shows a plot of the die shear as a function of the reservoir height. Table 1: Process output variation versus paste reservoir height. Figure 9: Effect of cleaning (and different chemistries) on radiant flux output It would be interesting to track the change in radiant flux for these assemblies following high temperature aging at 150 C. Those results will be presented elsewhere. Proceedings of SMTA International, Sep. 25-29, 2016, Rosemont, IL, USA Page 86

SUMMARY / CONCLUSION A pin transfer / stamping process was successfully adapted for high throughput assembly of flip-chip LEDs. The paste volume was optimized to achieve high die-shear, low voiding and minimal spread-out for highest light extraction. Solder paste stability over 8 hours of the stamping / pin transfer process was also demonstrated. Preliminary functional performance testing of the assembled UV LEDs suggest that cleaning after assembly can have significant positive impact on the radiant flux output. ACKNOWLEDGEMENTS The authors appreciate the help of Ravi Parthasarathy and Christine Anderson of Zestron Inc. (located in Manassas, Virginia, USA) towards cleaning of the flip-chip assemblies with different cleaning chemistries on Zestron cleaning equipment. Proceedings of SMTA International, Sep. 25-29, 2016, Rosemont, IL, USA Page 87