P-Channel NexFET Power MOSFET

Similar documents
Technical Documents. SLPS532A MARCH 2015 REVISED DECEMBER 2017 CSD18536KCS 60 V N-Channel NexFET Power MOSFET

30V, N-Channel NexFET Power MOSFETs

1 to 4 Configurable Clock Buffer for 3D Displays

SN74LV04A-Q1 HEX INVERTER

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

description/ordering information

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SN75150 DUAL LINE DRIVER

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SN75124 TRIPLE LINE RECEIVER

Dual Voltage Detector with Adjustable Hysteresis

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

CD54HC4015, CD74HC4015

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

TPS1101, TPS1101Y SINGLE P-CHANNEL ENHANCEMENT-MODE MOSFETS

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

5-V Dual Differential PECL Buffer-to-TTL Translator

3.3 V Dual LVTTL to DIfferential LVPECL Translator

N-Channel NexFET Power MOSFETs

TPS1100, TPS1100Y SINGLE P-CHANNEL ENHANCEMENT-MODE MOSFETS

description/ordering information

CD54/74AC283, CD54/74ACT283

CD74AC251, CD74ACT251

5-V PECL-to-TTL Translator

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

30-V, N-Channel NexFET Power MOSFET Check for Samples: CSD17483F4

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

PRECISION VOLTAGE REGULATORS

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

TPPM mA LOW-DROPOUT REGULATOR WITH AUXILIARY POWER MANAGEMENT AND POK

description logic diagram (positive logic) logic symbol

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

CD54HC147, CD74HC147, CD74HCT147

High-Side, Bidirectional CURRENT SHUNT MONITOR

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

description/ordering information

3.3 V ECL 1:2 Fanout Buffer

FDMA3028N. Dual N-Channel PowerTrench MOSFET. FDMA3028N Dual N-Channel PowerTrench MOSFET. 30 V, 3.8 A, 68 mω Features. General Description

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

N-Channel Power MOSFET 30V, 185A, 1.8mΩ

Features. U-DFN (Type F) Pin Out Bottom View

CD54HC7266, CD74HC7266

N- and P-Channel 30-V (D-S) MOSFET

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

SINGLE SCHMITT-TRIGGER BUFFER

N-Channel 30-V (D-S) MOSFET

Green. Part Number Case Packaging DMN3013LFG-7 PowerDI (Type D) 1000 / Tape & Reel DMN3013LFG-13 PowerDI (Type D) 3000 / Tape & Reel

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

P-Channel 30-V (D-S), MOSFET

PMCM4401UNE. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit

N-Channel Power MOSFET 40V, 121A, 3.3mΩ

N-Channel Power MOSFET 30V, 78A, 3.8mΩ

L293, L293D QUADRUPLE HALF-H DRIVERS

N- and P-Channel 20 V (D-S) MOSFET

N-Channel 20 V (D-S) MOSFET

SPECIFICATIONS (T J = 25 C, unless otherwise noted)

P-Channel 20-V (D-S) MOSFET

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

N-Channel Power MOSFET 60V, 70A, 12mΩ

N-Channel Power MOSFET 100V, 46A, 16mΩ

TS5A4594 SINGLE-CHANNEL 8- SPST ANALOG SWITCH

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

Features. Top View. Part Number Case Packaging DMN3008SCP10-7 X4-DSN /Tape & Reel

description block diagram

N- and P-Channel 30-V (D-S) MOSFET

N-Channel 150-V (D-S) MOSFET

N- and P-Channel 20-V (D-S) MOSFET

FEATURES. Parameter Symbol Limit Unit Gate-Source Voltage V GS ± 20 V. 85 a Pulsed Drain Current I DM 600

Dual N-Channel 30-V (D-S) MOSFET

Features. Bottom View. Top View Bottom View

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

N- and P-Channel 2.5-V (G-S) MOSFET

Green. Features G S. Pin Out Top View. Part Number Case Packaging DMNH6021SK3Q-13 TO252 (DPAK) 2,500/Tape & Reel

N- and P-Channel 60-V (D-S), 175 C MOSFET

N-Channel Power MOSFET 600V, 18A, 0.19Ω

N- and P-Channel 60V (D-S) Power MOSFET

description/ordering information

P-Channel 8 V (D-S) MOSFET

N-Channel 20 V (D-S) MOSFET

ORDERING INFORMATION PACKAGE

Transcription:

CSD252W5 www.ti.com SLPS269A JUNE 2 REVISED JULY 2 P-Channel NexFET Power MOSFET Check for Samples: CSD252W5 FEATURES PRODUCT SUMMARY V DS Drain to Drain Voltage 2 V Low Resistance Q g Gate Charge Total ( 4.5V) 4.3 nc Small Footprint.5-mm.5-mm Q gd Gate Charge Gate to Drain.7 nc Gate ESD Protection 3kV V GS =.8V 52 mω Pb Free R DS(on) Drain to Source On Resistance V GS = 2.5V 42 mω RoHS Compliant V GS = 4.5V 33 mω Halogen Free V GS(th) Threshold Voltage.7 V Gate-Source Voltage Clamp APPLICATIONS Text Added For Spacing ORDERING INFORMATION Battery Management Device Package Media Qty Ship Battery Protection Wafer Level Package Reel Reel.5-mm.5-mm 7-Inch Tape and CSD252W5 3 DESCRIPTION Text Added For Spacing The device has been designed to deliver the lowest ABSOLUTE MAXIMUM RATINGS on resistance and gate charge in the smallest outline T A = 25 C unless otherwise stated VALUE UNIT possible with excellent thermal characteristics in an V DS Drain to Source Voltage 2 V ultra low profile. Low on resistance coupled with the V GS Gate to Source Voltage 6 V small footprint and low profile make the device ideal Continuous Drain Current ()(2) 4 A for battery operated space constrained applications. I D Pulsed Drain Current ()(2) 4 A G Top View Pin A Indicator D S Symbol Source Continuous Gate Current ()(2).5 A I G Pulsed Gate Current ()(2) 7 A P D Power Dissipation ().5 W D D D S S S Gate Drain T J, T STG Operating Junction and Storage Temperature Range () Based on Min Cu footprint (2) Ball limited 55 to 5 C P7- RDS(on) - On-State Resistance - mω 9 8 7 6 5 4 3 2 T J = 25 C R DS(on) vs V GS T J = 25 C I D = -2A -VGS - Gate-to-Source Voltage - V 4.5 4 3.5 3 2.5 2.5.5 I D = -2A V DS = -V GATE CHARGE 2 3 4 5 6 -V GS - Gate-to-Source Voltage - V G6.5.5 2 2.5 3 3.5 4 4.5 Q g - Gate Charge - nc G3 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2 2, Texas Instruments Incorporated

CSD252W5 SLPS269A JUNE 2 REVISED JULY 2 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. ELECTRICAL CHARACTERISTICS (T A = 25 C unless otherwise stated) Static Characteristics PARAMETER TEST CONDITIONS MIN TYP MAX UNIT BV DSS Drain to Source Voltage V GS = V, I DS = 25μA 2 V BV GSS Gate to Source Voltage V DS = V, I G = 25μA 6. 7.2 V I DDS Drain to Source Leakage Current V GS = V, V DS = 6V μa I GSS Gate to Source Leakage Current V DS = V, V GS = 6V na V GS(th) Gate to Source Threshold Voltage V DS = V GS, I DS = 25μA.4.7. V V GS =.8V, I DS = 2A 52 7 mω R DS(on) Drain to Source On Resistance V GS = 2.5V, I DS = 2A 42 5 mω V GS = 4.5V, I DS = 2A 33 4 mω g fs Transconductance V DS = V, I DS = 2A 2 S Dynamic Characteristics C ISS Input Capacitance 49 64 pf C OSS Output Capacitance V GS = V, V DS = V, f = MHz 25 28 pf C RSS Reverse Transfer Capacitance 7 9 pf R G Series Gate Resistance () 26 35 Ω Q g Gate Charge Total ( 4.5V) 4.3 5.6 nc Q gd Gate Charge - Gate to Drain V DS = V,.7 nc Q gs Gate Charge - Gate to Source I O = 2A nc Q g(th) Gate Charge at Vth.3 nc Q OSS Output Charge V DS = 9.5V, V GS = V 3. nc t d(on) Turn On Delay Time (2) 9.5 ns t r Rise Time (2) V DS = V, V GS = 4.5V, ns t d(off) Turn Off Delay Time (2) I DS = 2A, R G = 2Ω 5 ns t f Fall Time (2) 38 ns Diode Characteristics V SD Diode Forward Voltage I DS = 2A, V GS = V.7 V Q rr Reverse Recovery Charge V DD = 9.5V, I F = 2A, 5.7 nc t rr Reverse Recovery Time di/dt = 2A/μs ns () Includes gate clamp resistor (2) External R G is in addition to the internal gate clamp resistor THERMAL CHARACTERISTICS (T A = 25 C unless otherwise stated) PARAMETER MIN TYP MAX UNIT Junction to Ambient Thermal Resistance () 283 C/W R θja Junction to Ambient Thermal Resistance (2) 85 C/W () Device mounted on FR4 material with minimum Cu mounting area. (2) Device mounted on FR4 material with -inch 2 (6.45-cm 2 ), 2-oz. (.7-mm thick) Cu. 2 Copyright 2 2, Texas Instruments Incorporated

CSD252W5 www.ti.com SLPS269A JUNE 2 REVISED JULY 2 Max R θja = 85 C/W Max R θja = 283 C/W when mounted on when mounted on a inch 2 (6.45 cm 2 ) of minimum pad area of 2-oz. (.7-mm thick) 2-oz. (.7-mm thick) Cu. Cu. M49- M5- TYPICAL MOSFET CHARACTERISTICS T A = 25 C, unless stated otherwise. Z JA - Normalized Thermal Impedance....5.3..5.2. Single Pulse P Duty Cycle = t /t 2 t t2 Typical R = 227 C/W (min Cu) JA T = P Z R J JA JA..... k t p- Pulse Duration - s G2 Figure. Transient Thermal Impedance Copyright 2 2, Texas Instruments Incorporated 3

CSD252W5 SLPS269A JUNE 2 REVISED JULY 2 www.ti.com TYPICAL MOSFET CHARACTERISTICS (continued) T A = 25 C, unless stated otherwise. -IDS - Drain-to-Source Current - A 9 8 7 6 5 4 3 2 V GS = -.5V V GS = -4.5V V GS = -3.V V GS = -2.5V V GS = -4.V.25.5.75 -V DS - Drain-to-Source Voltage - V G Figure 2. Saturation Characteristics -IDS - Drain-to-Source Current - A 9 8 7 6 5 4 3 2 V DS = -5V T J = 25 C T J = 25 C T J = -55 C.5.75.25.5.75 -V GS - Gate-to-Source Voltage - V G2 Figure 3. Transfer Characteristics -VGS - Gate-to-Source Voltage - V 4.5 4 3.5 3 2.5 2.5.5 I D = -2A V DS = -V.5.5 2 2.5 3 3.5 4 4.5 Q g - Gate Charge - nc G3 Figure 4. Gate Charge C - Capacitance - pf C - Capacitance - nf k f = MHz V GS = V C iss = C gd + C gs C oss = C ds + C gd C rss = C gd 5 5 2 -V DS - Drain-to-Source Voltage - V G4 Figure 5. Capacitance -VGS(th) - Threshold Voltage - V.9.8.7.6.5.4.3.2. I D = -25µA RDS(on) - On-State Resistance - mω 9 8 7 6 5 4 3 2 T J = 25 C T J = 25 C I D = -2A -75-25 25 75 25 75 T J - Junction Temperature - C G5 Figure 6. Threshold Voltage vs. Temperature 2 3 4 5 6 -V GS - Gate-to-Source Voltage - V G6 Figure 7. On-State Resistance vs. Gate-to-Source Voltage 4 Copyright 2 2, Texas Instruments Incorporated

CSD252W5 www.ti.com SLPS269A JUNE 2 REVISED JULY 2 TYPICAL MOSFET CHARACTERISTICS (continued) T A = 25 C, unless stated otherwise. Normalized On-State Resistance.6.4.2.8.6.4.2 I D = -2A V GS = -4.5V -ISD - Source-to-Drain Current - A.. T C = 25 C T C = 25 C -75-25 25 75 25 75 T J - Junction Temperature - C G7 Figure 8. Normalized On-State Resistance vs. Temperature..2.4.6.8 -V SD - Source-to-Drain Voltage - V G8 Figure 9. Typical Diode Forward Voltage 4.5 -IDS - Drain-to-Source Current - A.. Area Limited by R DS(on) Single Pulse Typical R θja = 227 C/W (min Cu) ms ms ms s DC -IDS - Drain-to-Source Current - A 4 3.5 3 2.5 2.5.5... -V DS - Drain-to-Source Voltage - V G9 Figure. Maximum Safe Operating Area -5-25 25 5 75 25 5 75 T J - Junction Temperature - C G Figure. Maximum Drain Current vs. Temperature Copyright 2 2, Texas Instruments Incorporated 5

CSD252W5 SLPS269A JUNE 2 REVISED JULY 2 www.ti.com MECHANICAL DATA CSD252W5 Package Dimensions Pin Mark 2 3 3 2 Solder Ball Ø.3 ±.75 A A B B.5. C C.5 +..8 Top View.62 Max Side View.5 Bottom View.4.62 Max.35 ±..5 +..8 Seating Plate Front View NOTE: All dimensions are in mm (unless otherwise specified) M7- Pinout POSITION DESIGNATION A Gate A2, B, B2, C Drain A3, B3, C2, C3 Source 6 Copyright 2 2, Texas Instruments Incorporated

CSD252W5 www.ti.com SLPS269A JUNE 2 REVISED JULY 2 Recommended Land Pattern 2 3 Ø.25 A.5 B. C NOTE: All dimensions are in mm (unless otherwise specified) Text Added For Spacing Text Added For Spacing Tape and Reel Information.5 M72-4. ±. 2. ±.5 Ø.5 ±. 8. +.3..75 ±. 5 Max 4. ±. Ø.5 ±.5 3.5 ±.5.6 ±.5.86 ±.5.254 ±.2.6 ±.5 NOTES:. -sprocket hole-pitch cumulative tolerance ±.2 2. Camber not to exceed mm in mm, noncumulative over 25mm 3. Material: black static-dissipative polystyrene 4. All dimensions are in mm (unless otherwise specified) 5. Thickness:.3 ±.5mm 6. MSL 26 C (IR and convection) PbF reflow compatible 5 Max M73- Copyright 2 2, Texas Instruments Incorporated 7

CSD252W5 SLPS269A JUNE 2 REVISED JULY 2 www.ti.com REVISION HISTORY Changes from Original (June 2) to Revision A Page Changed the C ISS Input Capacitance Typ and Max Values From: 39 and 5 pf To: 49 and 64 pf... 2 8 Copyright 2 2, Texas Instruments Incorporated

PACKAGE OPTION ADDENDUM www.ti.com 7-Jan-26 PACKAGING INFORMATION Orderable Device Status () Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) CSD252W5 OBSOLETE DSBGA YZF 9 TBD Call TI Call TI -55 to 5 Device Marking (4/5) Samples () The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed.% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either ) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed.% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that () anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 6949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 65533, Dallas, Texas 75265 Copyright 27, Texas Instruments Incorporated