Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

Similar documents
Quad 2-input EXCLUSIVE-NOR gate

Octal buffer/driver with parity; non-inverting; 3-state

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

Quad 2-input EXCLUSIVE-NOR gate

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

Hex non-inverting precision Schmitt-trigger

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

Hex non-inverting HIGH-to-LOW level shifter

Hex inverting HIGH-to-LOW level shifter

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

Quad 2-input EXCLUSIVE-NOR gate

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

Single Schmitt trigger buffer

Quad R/S latch with 3-state outputs

1-of-2 decoder/demultiplexer

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

1-of-4 decoder/demultiplexer

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

16-bit buffer/line driver; 3-state

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

The 74LVC1G02 provides the single 2-input NOR function.

74AHC1G00; 74AHCT1G00

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

The 74LVC1G34 provides a low-power, low-voltage single buffer.

74AHC1G08; 74AHCT1G08

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

Hex buffer with open-drain outputs

74AHC1G04; 74AHCT1G04

Dual non-inverting Schmitt trigger with 5 V tolerant input

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

Quad 2-input NAND Schmitt trigger

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

4-bit bidirectional universal shift register

Low-power configurable multiple function gate

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

74AHC1G32; 74AHCT1G32

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

74AHC1G4212GW. 12-stage divider and oscillator

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

4-bit bidirectional universal shift register

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

12-stage binary ripple counter

74AHC1G79; 74AHCT1G79

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Octal buffer/line driver; inverting; 3-state

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

BB Product profile. 2. Pinning information. 3. Ordering information. FM variable capacitance double diode. 1.1 General description

VHF variable capacitance diode

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

74AHC1G02-Q100; 74AHCT1G02-Q100

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

Hex inverting buffer; 3-state

Dual 4-bit static shift register

74HCT General description. 2. Features and benefits. 3. Ordering information. Dual non-retriggerable monostable multivibrator with reset

Low-power configurable multiple function gate

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

Dual inverting buffer/line driver; 3-state

The CBT3306 is characterized for operation from 40 C to +85 C.

Quad 2-input NAND Schmitt trigger

HEF4014B-Q General description. 2. Features and benefits. 3. Applications. 8-bit static shift register

Octal buffers with 3-state outputs

74AHC1G79-Q100; 74AHCT1G79-Q100

74LVT125; 74LVTH General description. 2. Features and benefits. 3.3 V quad buffer; 3-state

Logic controlled high-side power switch

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

10-stage divider and oscillator

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Quad single-pole single-throw analog switch

Four planar PIN diode array in SOT363 small SMD plastic package.

Dual 4-bit static shift register

Planar PIN diode in a SOD523 ultra small SMD plastic package.

10-bit level shifting bus switch with output enable. The CBTD3861 is characterized for operation from 40 C to +85 C.

16-channel analog multiplexer/demultiplexer

74AHC374-Q100; 74AHCT374-Q100

CBT3245A. 1. General description. 2. Features and benefits. 3. Ordering information. Octal bus switch

12-stage shift-and-store register LED driver

74LVCH16541A. 16-bit buffer/line driver; 3-state

74AHC2G08; 74AHCT2G08

16-bit bus transceiver; 3-state

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

BAP Product profile. 2. Pinning information. 3. Ordering information. Silicon PIN diode. 1.1 General description. 1.2 Features and benefits

Two elements in series configuration in a small SMD plastic package Low diode capacitance Low diode forward resistance AEC-Q101 qualified

Planar PIN diode in a SOD882D leadless ultra small plastic SMD package.

HEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter

74HC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Inverter

Bus buffer/line driver; 3-state

74HC240; 74HCT240. Octal buffer/line driver; 3-state; inverting

Planar PIN diode in a SOD523 ultra small plastic SMD package.

Transcription:

Rev. 3 10 January 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The provides four 2-input NAND functions with open-collector outputs. Industrial temperature range available ( 40 C to +85 C) Table 1. Ordering information Type number Package Temperature range Name Description Version NN 0 C to +70 C DIP14 plastic dual in-line package; 14 leads (300 mil) SOT27-1 IN 40 C to +85 C ND 0 C to +70 C SO14 plastic small outline package; 14 leads; body width SOT108-1 ID 40 C to +85 C 3.9 mm

4. Functional diagram 1 2 & 3 1 2 4 5 9 10 1A 1B 2A 2B 3A 3B 1Y 2Y 3Y 3 6 8 4 5 9 10 & & 6 8 12 13 4A 4B 4Y 11 12 13 & 11 mna697 mna698 Fig 1. Logic symbol Fig 2. IEC logic symbol 5. Pinning information 5.1 Pinning 1A 1 14 V CC 1B 2 13 4B 1Y 3 12 4A 2A 4 11 4Y 2B 5 10 3B 2Y 6 9 3A GND 7 8 aaa-010562 3Y Fig 3. Pin configuration DIP14 and SO14 package All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All rights reserved. Product data sheet Rev. 3 10 January 2014 2 of 12

5.2 Pin description Table 2. Pin description Symbol Pin Description Unit load HIGH/LOW Load value [1][2] HIGH/LOW 1A, 2A, 3A, 4A 1, 4, 9, 12 data input 1.0/2.0 20 A/1.2 ma 1B, 2B, 3B, 4B 2, 5, 10, 13 data input 1.0/2.0 20 A/1.2 ma 1Y, 2Y, 3Y, 4Y 3, 6, 8, 11 data output OC/106.7 OC/64 ma GND 7 ground (0 V) - - V CC 14 supply voltage - - [1] One FAST Unit Load (UL) is defined as 20 A in HIGH state, 0.6 ma in LOW state. [2] OC = open collector. 6. Functional description Table 3. Function table [1] Input Output na nb ny L L H L H H H L H H H L [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7.0 V V I input voltage [1] 0.5 +7.0 V V O output voltage output in HIGH-state [1] 0.5 V CC V I IK input clamping current V I < 0 V 30 +5 ma I O output current output in LOW-state - 128 ma T amb ambient temperature in free-air [2] commercial 0 70 C industrial 40 +85 C T stg storage temperature 65 +150 C [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 C. All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All rights reserved. Product data sheet Rev. 3 10 January 2014 3 of 12

8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 4.5 5.0 5.5 V V IH HIGH-level input voltage 2.0 - - V V IL LOW-level input voltage - - 0.8 V V OH HIGH-level output voltage - - 4.5 V I IK input clamping current 18 - - ma I OL LOW-level output current - - 64 ma 9. Static characteristics Table 6. Static characteristics Symbol Parameter Conditions 25 C 0 C to+70 C Unit [1] All typical values are measured at V CC =5V. 10. Dynamic characteristics Min Typ [1] Max Min Max V IK input clamping voltage V CC = 4.5 V; I IK = 18 ma 1.2 0.73-1.2 - V V OL LOW-level output voltage V CC = 4.5 V; V IL = 0.8 V; V IH = 2.0 V I OL =64mA V CC = 10 % - - - - 0.55 V V CC = 5 % - 0.42 - - 0.55 V I I input leakage current V CC =0V; V I = 7.0 V - - - - 100 A I IH HIGH-level input current V CC = 5.5 V; V I = 2.7 V - - - - 20 A I IL LOW-level input current V CC = 5.5 V; V I = 0.5 V - - - 20 - A I CC supply current V CC = 5.5 V V I = GND - 4 - - 7 ma V I = 4.5 V - 22 - - 30 ma Table 7. Dynamic characteristics GND = 0 V. Test circuit is shown in Figure 6. Symbol Parameter Conditions 25 C; V CC = 5.0 V 0 C to +70 C; V CC = 5.0 V 0.5 V 40 C to +85 C; V CC = 5.0 V 0.5 V Unit Min Typ Max Min Max Min Max t PZL OFF-state to LOW propagation delay na, nb to ny; see Figure 4 1.5 3.0 5.0 1.5 5.5 1.5 6.0 ns t PLZ LOW to OFF-state propagation delay na, nb to ny; see Figure 4 7.5 10.0 12.5 7.5 13.0 7.5 14.5 ns All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All rights reserved. Product data sheet Rev. 3 10 January 2014 4 of 12

11. Waveforms V I na, nb input GND t PLZ t PZL V CC ny output V OL aaa-010563 Fig 4. =1.5V VOL is a typical output voltage level that occurs with the output load. Propagation delay for inverting outputs 18 Propagation delay (ns) 14 aaa-010521 12 10 t PLZ 8 6 4 2 t PZL 0 0 200 400 600 Load resistor (Ω) Fig 5. When using open collector parts, the value of the pull-up resistor greatly affects the value of the t PLZ. For example, changing the specified pull-up resistor value from 500 to 100 improves the t PLZ up to 50% with only a slight increase in the t PZL. However, if the value of the pull-up resistor is changed, the user must ensure that the total I OL current through the resistor and the total I IL of the receivers, does not exceed the I OL minimum specification. Typical propagation delays versus load for open collector outputs All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All rights reserved. Product data sheet Rev. 3 10 January 2014 5 of 12

V I negative pulse 0 V t W 90 % 90 % 10 % 10 % V EXT t f t r V CC V I positive pulse 0 V t r t f 90 % 90 % 10 % 10 % t W 001aai298 G V I RT DUT V O CL RL RL mna616 a. Input pulse definition b. Test circuit Fig 6. Test data is given in Table 8. Test circuit definitions: R L = Load resistance. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. V EXT = Test voltage for switching times. Load circuitry for switching times Table 8. Test data Input Load V EXT V I f i t W t r, t f C L R L t PZL, t PLZ 3.0 V 1 MHz 500 ns 2.5 ns 50 pf 500 7.0 V All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All rights reserved. Product data sheet Rev. 3 10 January 2014 6 of 12

12. Package outline DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 D M E seating plane A 2 A L A 1 Z 14 e b b 1 8 w M c (e ) 1 M H pin 1 index E 1 7 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. A 1 A 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H 4.2 0.51 3.2 0.17 0.02 0.13 1.73 1.13 0.068 0.044 0.53 0.38 0.021 0.015 0.36 0.23 0.014 0.009 19.50 18.55 0.77 0.73 6.48 6.20 0.26 0.24 2.54 7.62 0.1 0.3 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 8.3 0.39 0.33 w 0.254 0.01 (1) Z max. 2.2 0.087 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT27-1 050G04 MO-001 SC-501-14 99-12-27 03-02-13 Fig 7. Package outline SOT27-1 (DIP14) All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All rights reserved. Product data sheet Rev. 3 10 January 2014 7 of 12

SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 D E A X c y H E v M A Z 14 8 Q pin 1 index A 2 A 1 (A ) 3 θ A L p 1 7 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 0.25 1.75 0.10 0.069 0.010 0.004 A 1 A 2 A 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 8.75 8.55 0.35 0.34 4.0 3.8 0.16 0.15 1.27 6.2 5.8 0.244 0.228 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.024 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT108-1 076E06 MS-012 99-12-27 03-02-19 Fig 8. Package outline SOT108-1 (SO14) All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All rights reserved. Product data sheet Rev. 3 10 January 2014 8 of 12

13. Abbreviations Table 9. Acronym CDM CMOS DUT ESD HBM MM TTL Abbreviations Description Charged-Device Model Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 14. Revision history Table 10. Revision history Document ID Release date Data sheet status Change notice Supersedes v.3 20140110 Product data sheet - v.2 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. General update of values v.2 19901004 Product specification - - All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All rights reserved. Product data sheet Rev. 3 10 January 2014 9 of 12

15. Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All rights reserved. Product data sheet Rev. 3 10 January 2014 10 of 12

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 15.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP B.V. 2014. All rights reserved. Product data sheet Rev. 3 10 January 2014 11 of 12

17. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 1 4 Functional diagram...................... 2 5 Pinning information...................... 2 5.1 Pinning............................... 2 5.2 Pin description......................... 3 6 Functional description................... 3 7 Limiting values.......................... 3 8 Recommended operating conditions........ 4 9 Static characteristics..................... 4 10 Dynamic characteristics.................. 4 11 Waveforms............................. 5 12 Package outline......................... 7 13 Abbreviations........................... 9 14 Revision history......................... 9 15 Legal information....................... 10 15.1 Data sheet status...................... 10 15.2 Definitions............................ 10 15.3 Disclaimers........................... 10 15.4 Trademarks........................... 11 16 Contact information..................... 11 17 Contents.............................. 12 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2014. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 10 January 2014 Document identifier: