PCB Design Guidelines for Reduced EMI

Similar documents
Chapter 16 PCB Layout and Stackup

Freescale Semiconductor, I

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott

Design for EMI & ESD compliance DESIGN FOR EMI & ESD COMPLIANCE

EMI. Chris Herrick. Applications Engineer

Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices)

Course Introduction. Content 16 pages. Learning Time 30 minutes

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5

TN ADC design guidelines. Document information

BIRD 74 - recap. April 7, Minor revisions Jan. 22, 2009

AN1705. Motorola Semiconductor Application Note. Noise Reduction Techniques for Microcontroller-Based Systems. Introduction

MINIMIZING EMI EFFECTS DURING PCB LAYOUT OF Z8/Z8PLUS CIRCUITS

Application Note # 5438

Course Introduction. Content 15 pages. Learning Time 30 minutes

PHY Layout APPLICATION REPORT: SLLA020. Ron Raybarman Burke S. Henehan 1394 Applications Group

High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516

Electro-Magnetic Interference and Electro-Magnetic Compatibility (EMI/EMC)

Frequently Asked EMC Questions (and Answers)

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology

EMC Design Guideline

Designing external cabling for low EMI radiation A similar article was published in the December, 2004 issue of Planet Analog.

Antenna Matching Within an Enclosure Part II: Practical Techniques and Guidelines

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers

Microcircuit Electrical Issues

Categorized by the type of core on which inductors are wound:

MPC5606E: Design for Performance and Electromagnetic Compatibility

Common myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction.

Heat sink. Insulator. µp Package. Heatsink is shown with parasitic coupling.

Texas Instruments DisplayPort Design Guide

Split Planes in Multilayer PCBs

MC-1010 Hardware Design Guide

EMC Design Guidelines C4ISR EQUIPMENT & SYSTEMS

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS

1 of 11 30/08/2011 8:50 AM

High-Speed PCB Design und EMV Minimierung

SYLLABUS WEEKLY SCHEDULE III SEMESTER DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING II YEAR DEGREE COURSE

System Design and Layout Techniques for Noise Reduction in MCU-Based Systems INTRODUCTION

Testing for EMC Compliance: Approaches and Techniques October 12, 2006

11 Myths of EMI/EMC ORBEL.COM. Exploring common misconceptions and clarifying them. MYTH #1: EMI/EMC is black magic.

Addressing Electromagnetic Interference Issues with Phidgets

Design for Guaranteed EMC Compliance

W H I T E P A P E R. EMC Countermeasure Techniques in Hardware. Introduction

MC-1612 Hardware Design Guide

SN W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

APPLICATION NOTE. System Design for RF Immunity

Introduction to Electromagnetic Compatibility

Suppression Techniques using X2Y as a Broadband EMI Filter IEEE International Symposium on EMC, Boston, MA

Decoupling capacitor uses and selection

Course Introduction. Content: 19 pages 3 questions. Learning Time: 30 minutes

EUA W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

National Semiconductor Application Note 643 Joe Cocovich December 1989 DESCRIPTION OF NOISE

Considerations in Grounding and Shielding Computer-Controlled Audio Devices

X2Y versus CM Chokes and PI Filters. Content X2Y Attenuators, LLC

Differential-Mode Emissions

Understanding the Unintended Antenna Behavior of a Product

71M651x Power Meter IC. EMC/EMI Design Guidelines for 71M651x ICs MARCH 2006

Connecting a Neuron 5000 Processor to an External Transceiver

Understanding the Importance of Ferrite Bead Material Behavior

HT32 Series Crystal Oscillator, ADC Design Note and PCB Layout Guide

Multilayer Chip Beads

Understanding, measuring, and reducing output noise in DC/DC switching regulators

CAD Layout Recommendations for the PowerBlox Family

Recommendations for PHY Layout

PHY DESIGN RECOMMENDATIONS FOR PCB LAYOUT

Sunlight Supply, Inc.

Electromagnetic and Radio Frequency Interference (EMI/RFI) Considerations For Nuclear Power Plant Upgrades

The water-bed and the leaky bucket

AP7301 ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY L T P C COURSE OBJECTIVES:

"Natural" Antennas. Mr. Robert Marcus, PE, NCE Dr. Bruce C. Gabrielson, NCE. Security Engineering Services, Inc. PO Box 550 Chesapeake Beach, MD 20732

Designing Your EMI Filter

Electromagnetic Compatibility ( EMC )

Description RF Explorer RFEAH-25 1 is a 25mm diameter, high performance near field H-Loop antenna.

FLTR100V20 Filter Module 75 Vdc Input Maximum, 20 A Maximum

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

EMC for Printed Circuit Boards

Objectives of transmission lines

1. TABLE OF FIGURES APPLICATION NOTE OVERVIEW EMI...5

Top Ten EMC Problems & EMC Troubleshooting Techniques by Kenneth Wyatt, DVD, Colorado Springs Rev. 1, Feb 26, 2007

Solution of EMI Problems from Operation of Variable-Frequency Drives

Designing for Electromagnetic Interference (EMI) Compliance

Course Introduction Purpose Objectives Content Learning Time

Reducing EMI in buck converters

FLTR100V10 Filter Module 75 Vdc Input Maximum, 10 A Maximum

Understanding and Optimizing Electromagnetic Compatibility in Switchmode Power Supplies

Electromagnetic Interference Mitigation

Investigation of Electromagnetic Field Coupling from DC-DC Buck Converters to Automobile AM/FM Antennas

Decoupling capacitor placement

Top Ten EMC Problems

Technology in Balance

VLSI is scaling faster than number of interface pins

Reducing Radiated Emissions in Ethernet 10/100 LAN Applications

AN A guide to designing for ESD and EMC. Document information

EMI RFI Board Design. EMI RFI Board Design AN-643. National Semiconductor Application Note 643 Joe Cocovich December 1989

A statistical survey of common-mode noise

Experimental Investigation of High-Speed Digital Circuit s Return Current on Electromagnetic Emission

Solutions for EMC Issues in Automotive System Transmission Lines

Effectively Using the EM 6992 Near Field Probe Kit to Troubleshoot EMI Issues

1 Introduction. 1.1 General installation information

Minimizing Distortion and Noise in a Pulse-Width Modulated Transmission

FPA Printed Circuit Board Layout Guidelines

Transcription:

PCB Design Guidelines for Reduced EMI Guided By: Prof. Ruchi Gajjar Prepared By: Shukla Jay (13MECE17)

Outline Power Distribution for Two-Layer Boards Gridding Power Traces on Two-Layer Boards Ferrite Bead Board Zoning Signal Traces Different Noises Common Mode Noise Differential Mode Noise Shielding Conclusion References 2

Power Distribution for Two-Layer Boards 1. Single-Point Distribution Each active component has its own separate power and ground Remain separate until they meet at a single reference point 3

Power Distribution for Two-Layer Boards 2. Multi-Point Distribution Connections in daisy-chain fashion with 0-V reference points Potential for common impedance coupling 4

Power Distribution for Two-Layer Boards 3. Star Distribution Much like single point All points reference the same fixed point Which is located centrally by about the same length of traces The point where the separate traces begin is near the center of the board, and each trace goes in its own direction, with the resulting trace length equal to that of all the others 5

Power Distribution for Two-Layer Boards 6

Gridding Power Traces on Two-Layer Boards Gridding:- The network of orthogonal connections between traces carrying ground Same noise reduction as on four-layer boards Emulates the ground plane of a four-layer board by providing a ground return path under each of the signal traces Lowers the impedance between the microcomputer and the voltage regulation Gridding is done by expanding any ground traces and using ground-fill patterns to create a network of connections to ground across the PCB 7

Gridding Power Traces on Two-Layer Boards PCB has most of the topside traces running vertically and most of the bottom traces running horizontally 8

Ferrite Bead A passive electric component that suppresses high frequency noise in electronic circuits Fig.1. Ferrite-Bead Placement Closest to the Noise Source 9

Board Zoning Basic meaning as board floor planning, which is the process of defining the general location of components on the blank PCB before drawing in any traces The process of placing like functions on a board in the same general area, as opposed to mixing them together High speed logic nearer to power supply Less chances to pollute other signal traces Power supply-high speed logic-slower components-analog components 10

Board Zoning 11

Signal Traces 1. Capacitive and Inductive Crosstalk:- Keeping RF-noise-carrying traces that are connected to the microcomputer away from other signals so they do not pick up noise Signals that may become victims of noise should have their return ground run underneath them, which serves to reduce their impedance, thus reducing the noise voltage and any radiating area Never run noisy traces on the outside edge of the board If possible, group a number of noisy traces together surrounded by ground traces 12

Signal Traces Keep non-noisy traces away from areas on the board were they could pick up noise, such as connectors, oscillator circuits, relays, and relay drivers 2. Antenna Factor Length Rules:- For Federal Communication Commission (FCC) limits, trace length becomes important when it is greater than 1/10 of the wavelength 3. Series termination, Transmission lines:- To provide critical damping to achieve the highest possible data transmission rates with the least-possible overshoot 13

1. Common Mode Noise 2. Differential Mode Noise Different Noises 14

Common Mode Noise Common-mode noise is a big problem in cables, but the fault does not lie in the cable, it lies in the connections on the board that the signals and returns tie to that form the common impedance. Common-mode noise is corrected either at the source, by reducing the impedance of the common node, or reduced by placing a ferrite bead around the entire cable. 15

Differential Mode Noise Differential-mode noise (the useful noise of an edge transition) should first be reduced to the maximum (slowest) allowable rise and fall times and should occur at only the minimum needed frequency. The noise radiated is due to the loop of the signal and its return. This loop is minimized by having as many returns as possible and by twisting each signal and return pair. The latter causes field cancellation at some distance away, in the same manner as routing power over ground. 16

Shielding Fig.2. Mounting Filter Capacitors for External I/Os 17

Conclusion Selection of semiconductor components that produce low electromagnetic radiation Large loops of signal and corresponding ground-return lines that carry high frequencies must be avoided Filtering of critical lines, such as the supply line, ensures that high-frequency currents do not leave the PCB Eliminates antennas that can radiate electromagnetic energy Shielding of the total system is not required if we follow this rules 18

References [1] Texas Instruments, PCB Design Guidelines for Reduced EMI, 1999. [Online] Available: http://www.ti.com/lit/an/szza009/szza009.pdf 19