MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

Similar documents
Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

EE70 - Intro. Electronics

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

UNIT 3: FIELD EFFECT TRANSISTORS

Lecture 4. MOS transistor theory

4.1 Device Structure and Physical Operation

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

INTRODUCTION: Basic operating principle of a MOSFET:

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

MOSFET & IC Basics - GATE Problems (Part - I)

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

Three Terminal Devices

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

MOS Field Effect Transistors

ECE 340 Lecture 40 : MOSFET I

Solid State Devices- Part- II. Module- IV

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

Field Effect Transistor (FET) FET 1-1

Design cycle for MEMS

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

8. Characteristics of Field Effect Transistor (MOSFET)

Field Effect Transistors

Lecture 27: MOSFET Circuits at DC.

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

FET(Field Effect Transistor)

Prof. Paolo Colantonio a.a

ECE315 / ECE515 Lecture 9 Date:

Field Effect Transistors (FET s) University of Connecticut 136

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

EE301 Electronics I , Fall

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Session 2 MOS Transistor for RF Circuits

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

ITT Technical Institute. ET215 Devices 1. Unit 8 Chapter 4, Sections

I E I C since I B is very small

(Refer Slide Time: 02:05)

NAME: Last First Signature

EE 230 Fall 2006 Experiment 11. Small Signal Linear Operation of Nonlinear Devices

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

problem grade total

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Chapter 6: Field-Effect Transistors

Solid State Device Fundamentals

Lecture (10) MOSFET. By: Dr. Ahmed ElShafee. Dr. Ahmed ElShafee, ACU : Fall 2016, Electronic Circuits II

ECEN325: Electronics Summer 2018

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

Show the details of the derivation for Eq. (6.33) for the PMOS device.

Session 10: Solid State Physics MOSFET

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

MOSFET in ON State (V GS > V TH )

FET. FET (field-effect transistor) JFET. Prepared by Engr. JP Timola Reference: Electronic Devices by Floyd

Laboratory #5 BJT Basics and MOSFET Basics

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

LECTURE 09 LARGE SIGNAL MOSFET MODEL

PESIT Bangalore South Campus

Sub-Threshold Region Behavior of Long Channel MOSFET

INTRODUCTION TO MOS TECHNOLOGY

97.398*, Physical Electronics, Lecture 21. MOSFET Operation

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

EE5320: Analog IC Design

Chapter 5: Field Effect Transistors

INTRODUCTION TO ELECTRONICS EHB 222E

Today's Goals. Finish MOS transistor Finish NMOS logic Start CMOS logic

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

MOS Field-Effect Transistors (MOSFETs)

Semiconductor Physics and Devices

EECE 481. MOS Basics Lecture 2

Field Effect Transistors

MOS TRANSISTOR THEORY

Microelectronics Circuit Analysis and Design

ECE/CoE 0132: FETs and Gates

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Course Outline. 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)

4.5 Biasing in MOS Amplifier Circuits

IFB270 Advanced Electronic Circuits

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)

Unit III FET and its Applications. 2 Marks Questions and Answers

LECTURE 14. (Guest Lecturer: Prof. Tsu-Jae King) Last Lecture: Today:

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

ECE 440 Lecture 39 : MOSFET-II

Learning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES

UNIT 3 Transistors JFET

MOSFET FUNDAMENTALS OPERATION & MODELING

Organic Electronics. Information: Information: 0331a/ 0442/

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

8. Combinational MOS Logic Circuits

Transcription:

MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often 0 V) than the DRAIN (Electrons flow from SOURCE to DRAIN when V G > V t0 ) For a p-channel MOSFET, the SOURCE is biased at a higher potential (often the supply voltage V DD ) than the DRAIN (Holes flow from SOURCE to DRAIN when V G < V t0 ) The BODY terminal is usually connected to a fixed potential. For an n-channel MOSFET, the BODY is connected to 0 V For a p-channel MOSFET, the BODY is connected to V DD EE40 Spring 008 Slide 1

Metal MOSFET Structure DEVICE IN CROSS-SECTION Semiconductor Oxide G Metal gate (Al or Si) S n gate oxide insulator P n D In the absence of gate voltage, no current can flow between S and D. Above a certain gate to source voltage V t0 (the threshold ), electrons are induced at the surface beneath the oxide. (Think of it as a capacitor.) These electrons can carry current between S and D if a voltage is applied. EE40 Spring 008 Slide

MOSFET Symbol and subscript convention Upper case for both (e.g. V D ) = DC signal (often as bias) Lower case for both (e.g. v d ) = AC signal (often small signal) Lower symbol and upper sub (e.g. v D ) = total signal = V D +v d NMOS: Three regions of operation V DS and V GS normally positive values V GS <V t0 :cut off mode, I DS =0 for any V DS V GS >V t0 :transistor is turned on V DS < V GS -V t0 : Triode Region V DS > V GS -V t0 : Saturation Region Boundary vgs Vt = vds i = K ( v V ) v v D GS t DS DS id = K ( vgs Vt) WKP K = L EE40 Spring 008 Slide 3

MOSFET PMOS: Three regions of operation (interchange > and < from NMOS) V DS and V GS Normally negative values V GS >V t0 :cut off mode, I DS =0 for any V DS V GS <V t0 :transistor is turned on V DS > V GS -V t0 : Triode Region V DS < V GS -V t0 : Saturation Region Boundary v V = v GS t DS i = K ( v V ) v v D GS t DS DS id = K ( vgs Vt) WKP K = L EE40 Spring 008 Slide 4

MOSFET Operating Regions NMOS Cut-off Saturation Triode 0 V to v DS + V to v GS PMOS Triode Saturation Cut-off v DS to V to + V 0 v GS EE40 Spring 008 Slide 5

1 We now derive the formulas describing the i D /v DS characteristic of an n- channel MOSFET in terms of v GS. Recall from the description of the physics of an n-channel MOSFET in the supplementary notes that there is a threshold voltage V t0 such that if v GS V t0 then there is no channel for current to flow between the drain and the source. In this case the connection between the drain and the source acts as an open circuit. We have i D = 0 irrespective of the value of v DS (note that we always assume that v DS 0, otherwise we would have to interchange the names of drain and source). This is the cutoff region. Next, suppose that v GS > V t0. Now we have a channel of electrons created between the drain and source. If v DS = 0, then, of course we have i D = 0 because there is no electric field from the drain to the source in this channel, so there is no drift of electrons. What we want to note, however, is that the charge in this channel, which we measure on a per-unit-area-of-the-gate basis, is proportional to the excess voltage v GS V t0. We write the proportionality constant as C ox since it is a capacitance per unit area, and because the dielectric associated to this corresponding capacitor in a typical MOSFET is silicon dioxide (this separates the metal or polysilicon gate from the base, at whose surface the channel forms). Thus we have the formula Q = C ox (v GS V t0 ) for the total charge in the channel per unit area of the gate when v DS = 0 and when the applied gate to source voltage v GS exceeds the threshold voltage V t0. Now suppose that v DS > 0 but also v DS < v GS V t0. This is the triode region. In this region the channel of electrons exists throughout the length of the MOSFET from the source to the drain. The charge per unit length in the channel decreases linearly as we move from the source to the drain, because the excess voltage across the oxide decreases from v GS V t0 to v GS v DS V t0. See Figure 4. We approximate the charge per unit area of the gate in the channel by the average over this linear decrease. This equals Q = C ox (v GS v DS V t0). 1

Strictly speaking the electric field in the channel is not constant along its length because the channel depth is changing, but we approximate it as constant, equal to v DS, where L denotes the length of the channel. Let L µ n denote the mobility of electrons. The velocity of the bulk of electrons measured as moving from the source to the drain can then be written as µ n v DS L. The total current flowing from the drain to source can then be written as i D = W µ n v DS L C ox(v GS v DS V t0) (1) where W denotes the width of the gate. We arrive at this formula by approximately figuring out how much charge moves per unit time. The area on the gate corresponding to the amount of charge that moves is got by multiplying the velocity (in the direction from the source to the drain) by the width of the gate; this is then multiplied by the average charge per unit area of the gate that we derived earlier. Equation (1) is the same as equation (1.) in the book when one defines KP (using the notation of the book) to be µ n C ox. Then one would have K (using the notation of the book) equal to W µ nc ox and (1) can be rewritten L as i D = K((v GS V t0 )v DS vds) which is equation (1.) of the book. Finally, we see that if v GS > V t0 and v DS v GS V t0 the channel pinches off near the drain. This is the saturation region. The current flowing through then saturates (the electrons make it across the depletion layer near the drain junction because they are swept across by the electric field there). We may thus use the limiting value of the drain current in the triode region for v DS = v GS V t0 as being the drain current in the saturation region. Substituting this value in equation (1) we get i D = W L µ n C ox (v GS V t0 )

as the formula for the saturation current. With the identification of KP and K as above, this can be rewritten as which is formula (1.4) of the book. i D = K(v GS V t0 ) 3