ADVANCES in NATURAL and APPLIED SCIENCES

Similar documents
Modeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching Components

ADVANCES in NATURAL and APPLIED SCIENCES

Reduction of Power Electronic Devices with a New Basic Unit for a Cascaded Multilevel Inverter fed Induction Motor

Simulation and Experimental Results of 7-Level Inverter System

A Novel Cascaded Multilevel Inverter Using A Single DC Source

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Multilevel Inverter Topology with Modified Pulse Width Modulation and Reduced Switch Count

A New Topology for a Single Phase Multilevel Voltage Source Inverter with Reduced Number of Components

THE demand for high-voltage high-power inverters is

A NEW SYMMETRIC CASCADED MULTILEVEL INVERTER TOPOLOGY WITH REDUCED NUMBER OF POWER ELECTRONIC COMPONENTS

Design and Evaluation of PUC (Packed U Cell) Topology at Different Levels & Loads in Terms of THD

A New Multilevel Inverter Topology with Reduced Number of Power Switches

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Three Phase 11-Level Single Switch Cascaded Multilevel Inverter

Hybrid Five-Level Inverter using Switched Capacitor Unit

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Hybrid Modulation Switching Strategy for Grid Connected Photovoltaic Systems

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

ISSN Vol.07,Issue.11, August-2015, Pages:

PERFORMANCE EVALUATION OF SWITCHED-DIODE SYMMETRIC, ASYMMETRIC AND CASCADE MULTILEVEL CONVERTER TOPOLOGIES: A CASE STUDY

A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE

PERFORMANCE ANALYSIS OF SEVEN LEVEL INVERTER WITH SOFT SWITCHING CONVERTER FOR PHOTOVOLTAIC SYSTEM

Harmonic Reduction in Induction Motor: Multilevel Inverter

Design and Analysis of Modular Multilevel Inverter for PV-FED Applications

An Advanced Multilevel Inverter with Reduced Switches using Series Connection of Sub Multilevel Inverters

A Novel Multilevel Inverter Employing Additive and Subtractive Topology

CAPACITOR VOLTAGE BALANCING IN SINGLE PHASE SEVEN-LEVEL PWM INVERTER

Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches

ANALYSIS OF PWM STRATEGIES FOR Z-SOURCE CASCADED MULTILEVEL INVERTER FOR PHOTOVOLTAIC APPLICATIONS

Keywords Asymmetric MLI, Fixed frequency phase shift PWM (FFPSPWM), variable frequency phase shift PWM (VFPSPWM), Total Harmonic Distortion (THD).

THREE PHASE SEVENTEEN LEVEL SINGLE SWITCH CASCADED MULTILEVEL INVERTER FED INDUCTION MOTOR

High Current Gain Multilevel Inverter Using Linear Transformer

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

Original Article Development of multi carrier PWM technique for five level voltage source inverter

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

Voltage Unbalance Elimination in Multilevel Inverter using Coupled Inductor and Feedback Control

Multilevel Inverter for Single Phase System with Reduced Number of Switches

Harmonic Analysis Of Three Phase Diode Clamped Multilevel Inverters

Analysis of New 7- Level an Asymmetrical Multilevel Inverter Topology with Reduced Switching Devices

Simulation and Analysis of ASCAD Multilevel Inverter with SPWM for Photovoltaic System

Modular Grid Connected Photovoltaic System with New Multilevel Inverter

Performance Metric of Z Source CHB Multilevel Inverter FED IM for Selective Harmonic Elimination and THD Reduction

Research Article Rathia & Dewangan, 8(Spec. Issue), 2017: ] ISSN: Int. J. of P. & Life Sci. (Special Issue Engg. Tech.

An Efficient Cascade H-Bridge Multilevel Inverter for Power Applications

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

Volume 3, Number 1, 2017 Pages Jordan Journal of Electrical Engineering ISSN (Print): , ISSN (Online):

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

Speed Control of Induction Motor using Multilevel Inverter

ANALYSIS AND IMPLEMENTATION OF FPGA CONTROL OF ASYMMETRIC MULTILEVEL INVERTER FOR FUEL CELL APPLICATIONS

MODELING AND ANALYSIS OF THREE PHASE MULTIPLE OUTPUT INVERTER

International Journal of Advance Engineering and Research Development THREE PHASE 19 LEVEL MODULAR MULTI LEVEL INVERTER FOR RENEWABLE ENERGY RESOURCE

COMPARISON OF GRID CONNECT MULTI-LEVEL INVERTER

Comparison of carrier based PWM methods for Cascaded H-Bridge Multilevel Inverter

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

International Journal of Advance Engineering and Research Development THREE PHASE 19 LEVEL MODULAR MULTI LEVEL INVERTER

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

IMPLEMENTATION OF MULTILEVEL INVERTER WITH MINIMUM NUMBER OF SWITCHES FOR DIFFERENT PWM TECHNIQUES

New multilevel inverter topology with reduced number of switches

ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS

Design and Analysis of a Novel Multilevel Inverter Topology Suitable for Renewable Energy Sources Interfacing to AC Grid for High Power Applications

Matlab/Simulink Modeling of Novel Hybrid H-Bridge Multilevel Inverter for PV Application

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

A Comparative Analysis of Modified Cascaded Multilevel Inverter Having Reduced Number of Switches and DC Sources

INVESTIGATION ON SINGLE PHASE ASYMMETRIC REDUCED SWITCH INVERTER WITH HYBRID PWM TECHNIQUES

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor

Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

29 Level H- Bridge VSC for HVDC Application

A Comparative Study of Different Topologies of Multilevel Inverters

A New Topology of Multilevel Voltage Source Inverter to Minimize the Number of Circuit Devices and Maximize the Number of Output Voltage Levels

A Developed Asymmetric Multilevel Inverter with Lower Number of Components

Analysis of switched inductor Z-source modified cascaded H-Bridge multilevel inverter

CASCADED SWITCHED-DIODE TOPOLOGY USING TWENTY FIVE LEVEL SINGLE PHASE INVERTER WITH MINIMUM NUMBER OF POWER ELECTRONIC COMPONENTS

Total Harmonics Distortion Investigation in Multilevel Inverters

COMPENSATION OF VOLTAGE SAG USING LEVEL SHIFTED CARRIER PULSE WIDTH MODULATED ASYMMETRIC CASCADED MLI BASED DVR SYSTEM G.Boobalan 1 and N.

International Journal of Advance Engineering and Research Development

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER

A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

Switching Angle Calculation By EP, HEP, HH And FF Methods For Modified 11-Level Cascade H-Bridge Multilevel Inverter

ECEN 613. Rectifier & Inverter Circuits

Implementation of New Three Phase Modular Multilevel Inverter for Renewable Energy Applications

Asymmetrical 63 level Inverter with reduced switches and its switching scheme

Simulation and Comparison of Twenty Five Level Diode Clamped & Cascaded H-Bridge Multilevel Inverter

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Study of five level inverter for harmonic elimination

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING GENETIC ALGORITHMS

FPGA Based Implementation of the Push-Pull Configuration of a Single Phase Multilevel Inverter with a Novel PWM Technique

A Novel Three Phase Asymmetric Multi Level Inverter Fed To Induction Motor Drive

Three Phase 15 Level Cascaded H-Bridges Multilevel Inverter for Motor Drives

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Transcription:

ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BYAENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2017 May 11(7): pages 264-271 Open Access Journal Modified Seven Level Symmetric Inverter with Reduced Switch Count 1 Thiyagarajan V and 2 Somasundaram P 1 Assistant Professor, Department of EEE, SSN College of Engineering, Kalavakkam, Chennai, Tamilnadu, India - 603110. 2 AssociateProfessor, Department of EEE, CEG, Anna University, Chennai, Tamilnadu, India - 603110. Received 28 January 2017; Accepted 12 May 2017; Available online 18 May 2017 Address For Correspondence: Thiyagarajan V, Assistant Professor, Department of EEE, SSN College of Engineering, Kalavakkam, Chennai, 603110, Tamilnadu, India E-mail: thiyagarajanv@ssn.edu.in. Copyright 2017 by authors and American-Eurasian Network for ScientificInformation (AENSI Publication). This work is licensed under the Creative Commons Attribution International License (CC BY). http://creativecommons.org/licenses/by/4.0/ ABSTRACT Multilevel inverters utilizes a higher number of power electronic switches to perform the power conversion in small voltage steps. It can be used in high power and medium voltage applications since it offers less distortion and less electro-magnetic interference. The main objective of this paper is to propose a new single phase symmetric type seven level inverter with reduced number of power electronic switches. The proposed inverter topology produces seven level output voltage waveform during symmetric operation with only seven switches and three DC voltage sources. The main advantage of this inverter topology is it uses minimum number of components and hence, the cost and size of the inverter is reduced. The different methods of calculating the switching angles are presented. The performance of the proposed inverter is analysed using MATLAB/Simulink software. KEYWORDS: Mulilevel; Inverter; Symmetric; Seven level; THD; Switching angle. INTRODUCTION Multilevel inverters plays an important role in handling high power and high voltage applications [1]. In multilevel inverter, different voltage levels are added to each other to obtain a smooth stepped output voltage waveform. The multilevel inverters are classified into symmetric type and asymmetric type multilevel inverter. If the magnitude of all DC voltage sources are same, it is a symmetric multilevel inverter. On other hand, if the magnitude of all DC voltage sources are different, then it is an asymmetric multilevel inverter [2-3]. The main advantage of the multilevel inverter is it have the capability to use capacitors, batteries, fuel cells or photovoltaic (PV) as the DC voltage sources. The other advantages of the multilevel inverter includes low distortion, high power quality, minimum peak inverse voltage (PIV), staircase output voltage, low dv/dt stress, smaller common mode voltage and minimum switching losses[4-5]. The switching angles calculation is an important factor in multilevel inverter. The switching angles should be properly designed in such a way that the output waveform have low harmonic distortion. The commercial topologies of multilevel inverters includes diode-clamped or neutral point clamped[6], capacitor clamped or flying capacitor[7-8] and cascaded H-bridge inverters[9-11]. The cascaded H-bridge multilevel inverter requires less number of switching components as compared to other commercial multilevel inverters to achieve same number of output levels. The greater level of output voltage can be obtained simply by adding the DC voltage sources. However, the increase in the output levels increases the number of active power switches. The main drawback of the conventional multilevel inverter is it requires greater number of power electronic switches and the associated gate driver circuits to achieve higher number of output levels[12]. ToCite ThisArticle: Thiyagarajan V and Somasundaram P., Modified Seven Level Symmetric Inverter with Reduced Switch Count. Advances in Natural and Applied Sciences. 11(7); Pages: 264-271

265 Thiyagarajan V and Somasundaram P., 2017/Advances in Natural and Applied Sciences. 11(7) May 2017, Pages: 264-271 Modern day researchers has developed different modulation and control strategies including pulse width modulation (PWM), selective harmonic elimination (SHE) and space vector modulation (SVM)[13-15]. Some researches has also focused on developing new inverter topology to improve the performance of the multilevel inverter. A modular cascaded H-bridge multilevel inverter suitable for both single and three phase applications is proposed in [16]. A maximum power point tracking (MPPT) control scheme is used for better utilization of PV modules. In [17], a transformerless single phase inverter for grid tied photovoltaic system is proposed. This proposed inverter topology reduces the leakage current and injects the reactive power into the grid. A symmetric and asymmetric type inverter has been proposed in [18]. The proposed inverter uses 10 switches and 3 DC voltage sources to generate seven level output voltage during symmetric mode of operation. This paper proposes a new symmetric type seven level inverter with reduced number of switches. The proposed multilevel inverter uses three DC voltage sources, and seven switches to generate seven level output voltage. Section II explains the different modes of operation of the proposed seven level inverter. Section III presents the four different methods of calculating the switching angles. The simulation results obtained using MATLAB/Simulink are presented in Section IV. The conclusion is given in Section V. Proposed Inverter Topology: Fig. 1 shows the circuit diagram of the proposed seven level inverter. It consists of three DC voltage sources and seven switches of equal rating. The proposed inverter can produce 7-level output voltage during symmetrical case of operation. Fig. 1: Proposed Multilevel Inverter The different modes of operation of the proposed inverter is shown in Fig. 2. In mode-0, the switches S 2 and S 4 or switches S 1 and S 3 are ON and the other switches are OFF to get zero as shown in Fig. 2(a). The switches S 1, S 4 and S 7 are ON during mode-1 operation and the remaining switches were OFF. In this mode, the obtained voltage is V 1 as shown in Fig. 2(b). Fig. 2(c) shows the mode - 2 operation. In this mode, the voltage V 1+V 3 is obtained by turning ON the switches S 1, S 4 and S 6. During mode-3, the switches S 1, S 4 and S 5 are ON and the voltage V 1+V 2+V 3 is obtained across the load as shown in Fig. 2(d). The mode-4 operation is opposite to mode- 1. The mode-5 operation is opposite to mode-2 operation. Similarly, the mode-6 operation is opposite to mode-3 operation. In mode-4, the voltage -V 1 is obtained across the load by turning ON the switches S 2, S 3 and S 7 as shown in Fig. 2(e). During mode-5 operation, the voltage -(V 1+V 3) is obtained with the switches S 2, S 3 and S 6 are ON and the other switches are OFF as shown in Fig. 2(f). The mode-6 operation of the proposed inverter is shown in Fig. 2(g). In this mode, the voltage -(V 1+V 2+V 3) is obtained across the load with the switches S 2, S 3 and S 5 are ON. (a) (b) (c) (d) (e) (f)

266 Thiyagarajan V and Somasundaram P., 2017/Advances in Natural and Applied Sciences. 11(7) May 2017, Pages: 264-271 (g) Fig. 2: Different modes of operation (a) Mode - 0 (b) Mode - 1 (c) Mode - 2 (d) Mode - 3 (e) Mode - 4 (f) Mode - 5 and (g) Mode - 6 The mode-1, -2 and -3 are called as positive mode of operation where the output voltage is positive. Similarly the negative output voltage is obtained during the mode-4, -5 and -6 are called as negative mode of operation. The switching states for different modes of operation of the proposed multilevel inverter is given in Table 1. Table 1: Switching States for Different Modes of Operation Mode S 1 S 2 S 3 S 4 S 5 S 6 S 7 Output Voltage Mode - 0 0 1 0 1 0 0 0 1 0 1 0 0 0 0 0 Mode - 1 1 0 0 1 0 0 1 V 1 Mode - 2 1 0 0 1 0 1 0 V 1 +V 3 Mode - 3 1 0 0 1 1 0 0 V 1 +V 2+V 3 Mode - 4 0 1 1 0 0 0 1 - V 1 Mode - 5 0 1 1 0 0 1 0 -( V 1 +V 3) Mode - 6 0 1 1 0 1 0 0 -( V 1 +V 2+V 3) Fig. 3 shows the comparison of the number of ON state switches corresponding to the output voltage levels for the proposed and other symmetric multilevel inverter topologies. The comparison of the output voltage levels with the number of DC voltage sources and the number of switches for different topologies of multilevel inverter are given in Table 2. From the table, it is clear that the proposed multilevel inverter uses minimum number of switches to achieve seven level output voltage. 6 5 4 3 2 1 0 6 5 5 5 3 Number of ON State Switches Fig. 3: Comparison of ON state Switches Table 2: Comparison of multilevel inverter Topologies Number of DC Number of Switches Inverter Sources (N dc) (N S) Cascaded Multilevel Inverter Number of level (N) Ratio (N dc / N) Ratio (N S / N) 3 12 7 0.428 1.714 Ref. [18] 3 10 7 0.428 1.428 Ref. [19] 3 10 7 0.428 1.428 Ref. [20] 3 8 7 0.428 1.143 Proposed inverter 3 7 7 0.428 1.000 Calculation Of Switching Angles: The different methods of calculating the switching angles for the proposed symmetrical seven level inverter are given below[21]. Method - 1 In this method, the switching angles are distributed averagely over the range 0 90 o and are

267 Thiyagarajan V and Somasundaram P., 2017/Advances in Natural and Applied Sciences. 11(7) May 2017, Pages: 264-271 determined by, 180 0 N -1 i i where, i 1, 2, 3..., N 2 Method - 2 In this method, the switching angles are determined by, 180 0 N -1 where, 1, 2, 3..., 1 i i i N 2 Method - 3 The main switching angles are determined by the formula given below, 2 1 N -1 sin 1 i i where, i 1, 2, 3... N 1 2 Method - 4 The proposed method of calculating the switching angles is method-4. In this method, the main switching angles are determined by using the given formula, 1 i 0.5 N -1 i 2sin where, i 1, 2, 3... N 1 2 where, N = Number of output levels. This method gives better output voltage waveform compared with other methods. The switching angles corresponding to the period 0 to 90 o are called as main switching angles. For seven level inverter, there are three main switching angles and are determined using the above mentioned methods are given in Table 3. Table 3: Switching Angles Angle Main Switching Angles (in degree) Method- 1 Method- 2 Method- 3 Method- 4 θ 1 25.7143 22.5 9.5941 9.5603 θ 2 51.4286 45 30 28.955 θ 3 77.1429 67.5 56.4427 49.2486 The switching pulses obtained using the different methods are shown in Fig. 4. (a) (b)

268 Thiyagarajan V and Somasundaram P., 2017/Advances in Natural and Applied Sciences. 11(7) May 2017, Pages: 264-271 (c) (d) Fig. 4: Switching Pulses (a) Method - 1 (b) Method - 2 c) Method - 3 and (d) Method - 4. Simulation Results: The MATLAB/Simulink simulation results of the proposed symmetrical seven level inverter are presented in this section. The proposed inverter consists of three DC voltage sources and seven switches. The values of the DC voltage sources are V 1 = V 2 = V 3= 75. The maximum voltage obtained as 225 V (i.e., V 1 + V 2+ V 3). The seven level output voltage obtained for different switching methods are shown in Fig. 5. The result shows that the proposed inverter output voltage looks like the staircase waveform. (a) (b) (c)

269 Thiyagarajan V and Somasundaram P., 2017/Advances in Natural and Applied Sciences. 11(7) May 2017, Pages: 264-271 (d) Fig. 5: Output Voltage (a) Method - 1 (b) Method - 2 (c) Method - 3 and (d) Method - 4. The FFT analysis of the seven level output voltage waveform for different switching method are shown in Fig. 6. (a) (b) (c) (d) Fig. 6: FFT Analysis (a) Method - 1 (b) Method - 2 (c) Method - 3 and (d) Method - 4. The simulation result shows that the harmonic content of the output voltage waveform for the switching method - 4 is less when compared with the other methods. The comparison of the fundamental output voltage and %THD are given in Table 4.

270 Thiyagarajan V and Somasundaram P., 2017/Advances in Natural and Applied Sciences. 11(7) May 2017, Pages: 264-271 TABLE 4: COMPARISON OF VOLTAGE, CURRENT AND THD Method Fundamental Output Voltage (V) THD (%) Method - 1 166.8 31.35 Method - 2 192.7 25.49 Method - 3 229.8 12.20 Method - 4 240.1 11.74 From the above table, it is observed that the %THD of the output voltage is obtained as 11.74% for method- 4. The fundamental value of the output voltage is 240.1 V for method-4, which is high when compared with other methods. Conclusion: A new symmetric type seven level inverter with minimum number of switches has been proposed in this paper. The main advantage of this inverter topology is it uses only three DC voltage so urces and seven switches to achieve seven level output voltage during the symmetric mode of operation as compared with other conventional topologies. The different methods used to calculate the switching angles are presented and the corresponding results are compared in this paper. The MATLAB/Simulink simulation results of the proposed multilevel inverter are presented in this paper. The maximum obtained voltage is 3V dc. The simulation result shows that the switching angles obtained by method - 4 achieves less THD compared with other methods. In addition, the method - 4 achieves high fundamental output voltage. Since, the proposed inverter uses minimum number of switches, the cost of the inverter is reduced and the size is minimum. The main drawback of the proposed inverter is that asymmetric mode of operation is not possible. REFERENCES 1. Baker, R.H. and L.H. Bannister, 1975. Electric Power Converter. U.S. Patent, 3: 867-643. 2. Nami, A., F. Zare, A. Ghosh and F. Blaabjerg, 2011. A Hybrid Cascade Converter Topology With Series-Connected Symmetrical and Asymmetrical Diode-Clamped H-Bridge Cells. IEEE Transactions on Power Electronics, 26(1): 51-65. 3. Babaei, E., S. Laali and Z. Bayat, 2015. Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches. IEEE Transactions on Industrial Electronics, 62(2): 922-929. 4. Villanueva, E., P. Correa, J. Rodriguez and M. Pacas, 2009. Control of a Single-Phase Cascaded H- Bridge Multilevel Inverter for Grid-Connected Photovoltaic Systems. IEEE Transactions on Industrial Electronics, 56(11): 4399-4406. 5. Corzine, K.A., Y.L. Familiant, 2002. A new cascaded multilevel H-bridge drive. IEEE Trans. Power Electronics, 17: 125-131. 6. Nabae, A., I. Takahashi and H. Akagi, 1981. A New Neutral-Point-Clamped PWM Inverter. IEEE Transactions on Industry Applications, IA-17(5): 518-523. 7. Sadigh, A.K., S.H. Hosseini, M. Sabahi and G.B. Gharehpetian, 2010. Double Flying Capacitor Multicell Converter Based on Modified Phase-Shifted Pulsewidth Modulation. IEEE Transactions on Power Electronics, 25(6): 1517-1526. 8. Dargahi, S., E. Babaei, S. Eskandari, V. Dargahi and M. Sabahi, 2014. Flying-capacitor stacked multicell multilevel voltage source inverters: analysis and modelling. IET Power Electronics, 7(12): 2969-2987. 9. Meynard, T.A., H. Foch, P. Thomas, J. Courault, R. Jakob and M. Nahrstaedt, 2002. Multicell converters: basic concepts and industry applications. IEEE Transactions on Industrial Electronics, 49(5): 955-964. 10. Kangarlu, M.F. and E. Babaei, 2013. A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters. IEEE Transactions on Power Electronics, 28(2): 625-636. 11. Zamiri, E., N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo and M. Sabahi, 2016. A New Cascaded Switched-Capacitor Multilevel Inverter Based on Improved Series Parallel Conversion With Less Number of Components. IEEE Transactions on Industrial Electronics, 63(6): 3582-3594. 12. Banaei, M.R., E. Salary, 2011. New multilevel inverter with reduction of switches and gate driver. Energy Conversion and Management, 52: 1129-1136. 13. Kim, J.H., S.K. Sul and P.N. Enjeti, 2008. A Carrier-Based PWM Method With Optimal Switching Sequence for a Multilevel Four-Leg Voltage-Source Inverter. IEEE Transactions on Industry Applications, 44(4): 1239-1248.

271 Thiyagarajan V and Somasundaram P., 2017/Advances in Natural and Applied Sciences. 11(7) May 2017, Pages: 264-271 14. Zhang, F. and Y. Yan, 2009. Selective Harmonic Elimination PWM Control Scheme on a Three- Phase Four-Leg Voltage Source Inverter. IEEE Transactions on Power Electronics, 24(7): 1682-1689. 15. Vafakhah, B., J. Salmon and A.M. Knight, 2010. A New Space-Vector PWM With Optimal Switching Selection for Multilevel Coupled Inductor Inverters. IEEE Transactions on Industrial Electronics, 57(7): 2354-2364. 16. Xiao, B., L. Hang, J. Mei, C. Riley, L.M. Tolbert and B. Ozpineci, 2015. Modular Cascaded H- Bridge Multilevel PV Inverter With Distributed MPPT for Grid-Connected Applications. IEEE Transactions on Industry Applications, 51(2): 1722-1731. 17. Islam, M., and S. Mekhilef, 2015. H6-type transformerless single-phase inverter for grid-tied photovoltaic system. IET Power Electronics, 8(4): 636-644. 18. Ajami, A., M.R.J. Oskuee, A. Mokhberdoran and A. Van den Bossche, 2014. Developed cascaded multilevel inverter topology to minimise the number of circuit devices and voltage stresses of switches. IET Power Electronics, 7(2): 459-466. 19. Babaei, E., S.H. Hosseini, 2009. New cascaded multilevel inverter topology with minimum number of switches. Energy Conversion and Management, 50(11): 2761-2767. 20. Babaei, E., M.F. Kangarlu and F.N. Mazgar, 2012. Symmetric and asymmetric multilevel inverter topologies with reduced switching devices. Electric Power Systems Research, 86: 122-130. 21. Luo, F.L., and H. Ye, 2013. Advanced DC/AC Inverters. CRC Press LLC.