Alignment of Tx jitter specifications, COM, and Rx interference/jitter tolerance tests

Similar documents
Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

For IEEE 802.3ck March, Intel

Richard Mellitz, Intel Corporation July, 2015 Waikoloa, HI. IEEE P802.3bs 400 Gb/s Ethernet Task Force July 15, Waikoloa, HI

Baseline COM parameters for 50G Backplane and Copper Cable specifications

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

Improved 100GBASE-SR4 transmitter testing

SRS test source calibration: measurement bandwidth (comment r03-9) P802.3cd ad hoc, 27 th June 2018 Jonathan King, Finisar

Low frequency jitter tolerance Comments 109, 133, 140. Piers Dawe IPtronics. Charles Moore Avago Technologies

Preliminary COM results for two reference receiver models

Toward SSC Modulation Specs and Link Budget

DFEEYE Reference Receiver Solutions for SAS-2 Compliance Testing r0

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

A possible receiver architecture and preliminary COM Analysis with GEL Channels

CAUI-4 Chip Chip Spec Discussion

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 4th Sponsor recirculation ballot comments

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 4th Sponsor recirculation ballot comments

08-027r2 Toward SSC Modulation Specs and Link Budget

Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

100G SR4 TxVEC Update. John Petrilla: Avago Technologies May 15, 2014

Chip-to-module far-end TX eye measurement proposal

10 GIGABIT ETHERNET CONSORTIUM

Considerations for CRU BW and Amount of Untracked Jitter

Transmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1

Product Specification 10Gb/s Laserwire Serial Data Link Active Cable FCBP110LD1Lxx

Data Sheet. Description. Features. Transmitter. Applications. Receiver. Package

HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW. Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

SAS-2 6Gbps PHY Specification

Return Loss of Test Channel for Rx ITT in Clause 136 (#72)

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 3rd Sponsor recirculation ballot comments

Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4. Frank Chang Vitesse

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004

TDEC for PAM4 Potential TDP replacement for clause 123, and Tx quality metric for future 56G PAM4 shortwave systems

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

Real Time Jitter Analysis

C2M spec consistency and tolerancing

Dynamic Behavior of Mode Partition Noise in MMF. Petar Pepeljugoski IBM Research

Study of Channel Operating Margin for Backplane and Direct Attach Cable Channels

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

IEEE 802.3ba 40Gb/s and 100Gb/s Ethernet Task Force 22th Sep 2009

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)

Observation bandwidth

10GBASE-S Technical Feasibility

Proposed Baseline text for: Chip-to-module 400 Gb/s eightlane Attachment Unit Interface (CDAUI-8) Tom Palkert MoSys Jan

Specification of Jitter in Bit-Serial Digital Systems

Introduction Identification Implementation identification Protocol summary. Supplier 1

AFBR-59F2Z Data Sheet Description Features Applications Transmitter Receiver Package

40 AND 100 GIGABIT ETHERNET CONSORTIUM

Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths

BERT bathtub, TDP and stressed eye generator

100-Gbps QSFP28 SR4 Optical Transceiver Module PN: WST-QS28-SR4-C

IEEE CX4 Quantitative Analysis of Return-Loss

Multilane MM Optics: Considerations for 802.3ba. John Petrilla Avago Technologies March 2008

Synchronizing Transmitter Jitter Testing with Receiver Jitter Tolerance

Characterization and Compliance Testing for 400G/PAM4 Designs. Project Manager / Keysight Technologies

Jitter in Digital Communication Systems, Part 1

Design Strategy for a Pipelined ADC Employing Digital Post-Correction

Agilent EEsof EDA.

PI3VDP411LSR. Dual Mode DisplayPort to DVI/HDMI Electrical Bridge (Level Shifter) Description. Features. Pin Configuration (48-Pin TQFN) GND

PI2EQXDP101-A. 1 to 1 DisplayPort ReDriver. Features

400G CWDM8 10 km Optical Interface Technical Specifications Revision 1.0

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses

yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from

Transformer and Channel ad hoc

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

Narrow- and wideband channels

Scott Schube, Intel Corporation CWDM8 MSA Project Chair

A comment on Table 88-7 and 88-8 in Draft 1.0

Jitter Specifications for 1000Base-T

EMPOWERFIBER 10Gbps 300m SFP+ Optical Transceiver EPP SRC

Jitter analysis with the R&S RTO oscilloscope

QSFP SFP-QSFP-40G-LR4

BACKPLANE ETHERNET CONSORTIUM

Achieving closure on TDECQ/SRS

TDECQ changes and consequent spec limits

Fibre Channel Consortium

PROLABS XENPAK-10GB-SR-C

Dual-Rate Fibre Channel Repeaters

Staring first with the basics.

T Q S Q 1 4 H 9 J 8 2

PAM4 Signaling in High Speed Serial Technology: Test, Analysis, and Debug APPLICATION NOTE

ICS83032I 75MHZ, 3 RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS. 75MHZ, 3RD OVERTONE Integrated OSCILLATOR W/DUAL ICS83032I

100G CWDM4 MSA Technical Specifications 2km Optical Specifications

PI2EQX Gbps, 1:2 Port Switch, SATA2/SAS ReDriver. Description. Features. Pin Description (Top Side View)

400G-BD4.2 Multimode Fiber 8x50Gbps Technical Specifications

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

Narrow- and wideband channels

[Baseline starts here]

Considera*ons for CRU BW 400 GbE PMDs in Support of Comments

10GBASE-S Technical Feasibility RECAP

Effective Return Loss (ERL): A New Parameter To Limit COM Variability

QFX-SFP-10GE-SR (10G BASE-SR SFP+) Datasheet

Keysight Technologies Greg LeCheminant / Robert Sleigh

IEEE 802.3bj Test Points and Parameters 100 Gb/s copper cable Chris DiMinico MC Communications/ LEONI Cables & Systems LLC

This 1310 nm DFB 10Gigabit SFP+ transceiver is designed to transmit and receive optical data over single mode optical fiber for link length 10km.

Gigabit Transmit Distortion Testing at UNH

QSFP-40G-LR4-S-LEG. 40Gbase QSFP+ Transceiver

Transcription:

Alignment of Tx jitter specifications, COM, and Rx interference/jitter tolerance tests Adee Ran December 2016 19 December, 2016 IEEE P802.3bs Electrical ad hoc 1

Baseline In clauses/annexes that use COM for channel specifications, there are 3 coupled elements: Transmitter specification Receiver tolerance tests COM parameters If these elements match, then a combination of Tx+channel+Rx (all compliant) should perform as expected Otherwise there is either a hole in the budget or margin left on the table E.g. compliant Tx, COM parameters match, but understressed Rx tolerance test: system performance not guaranteed E.g. compliant Tx, compliant Rx, but COM overestimates jitter effect: channels that fail COM would still work 19 December, 2016 IEEE P802.3bs Electrical ad hoc 2

Comment #15 There seems to be a mismatch SJ in the jitter tolerance test and the A_DD parameter. Looking at the precedence in 83D: The channel is specified with COM parameter A_DD=0.05 (Table 83D 6), corresponding to 0.1 UI PtP. The transmitter specification has the same value allowed for effective DJ. The SJ stress at high frequencies is 0.05 UI PtP (from Table 88 13). This means the SJ stress is 50% lower than the maximum allowed for the transmitter; the test in 83D is understressed (unless the transmitter has intrinsic DJ of 0.05 UI PtP). In the current annex The channel is specified with COM paremeter A_DD=0.02 corresponding to 0.04 UI PtP (the transmitter specification may not match this value; as noted in another comment) The SJ stress at high frequencies is 0.05 UI PtP (Table 120D- 7) This means the SJ stress is 25% higher than the maximum allowed for the transmitter; the test is overtstressed (even if the transmitter has no intrinsic DJ). The SJ stress is supposedly based on the CRU bandwidth so all frequencies should be scaled similarly." From Table 120D-7 From Table 120D-8 19 December, 2016 IEEE P802.3bs Electrical ad hoc 3

Comment #15 = cont. Suggested remedy: Change table 120D-7 so that the SJ is 0.04 UI PtP at high frequencies (cases C, D and E), 0.12 UI for case B, and 4 UI for case A. Suggested Table 120D-7 change 4 0.12 0.04 0.04 0.04 19 December, 2016 IEEE P802.3bs Electrical ad hoc 4

Comment #29 There seems to be a mismatch between the transmitter jitter specifications and the A_DD parameter. Looking at the precedence in 83D: The maximum effective DJ allowance for the transmitter is 0.1 UI PtP (Table 83D 1) The channel is specified with COM parameter A_DD=0.05 (Table 83D 6), corresponding to 0.1 UI PtP. In the current annex: Transmitter DJ is not specified directly, but using equations 120D-9 and 120D-10 with the maximum specified J4 (0.118 UI) and JRMS (0.019 UI) yields A_DD=0.015 and sigma_rj=0.011 The channel is specified with COM paremeter A_DD=0.02 and sigma_rj=0.01. If the equations are correct, this means the channel specification assumes a significantly worse transmitter than what is actually allowed, and the transmitter specification may be relaxed. 19 December, 2016 IEEE P802.3bs Electrical ad hoc 5

Comment #29 cont. Assuming the channels are an (informal) objective, we should not change the COM parameters. Suggested remedy: change the Tx jitter specifications. Find J4, J RMS and equations that would yield the same A DD, σ RJ used in COM I am actively looking for such a combination Can we assume that J4 and J RMS cannot be at the maximum together? If so this should be stated I still don t have an example of values that yield the target A DD, σ RJ 19 December, 2016 IEEE P802.3bs Electrical ad hoc 6

Comment #30 As a sanity check, I calculated what would happen with A purely dual-dirac jitter (no RJ) causing the specified J4, and A purely random jitter (no DD) causing the specified J RMS (0.023 UI). In the first case, J4=0.0118 and J RMS would be sqrt(0.0118)=0.109 (more than allowed ) Plugging these values to equations 120D-9 and 120D-10 yields A DD =0.1059 and σ RJ =0.1917 Instead of the expected A DD =0.0059 (J4/2) and σ RJ =0 In the second case, JRMS is 0.023 and J4 would be 2*0.023*Q(1e-4/2)=0.18 plugging these values to equations 120D-9 and 120D-10 yields A DD =0.0106 and σ RJ =0.004; instead of the expected A DD =0 and σ RJ =0.023. Q4 3.8906 Input values J 4 0.0118 J RMS 0.109 Calcualted values A DD 0.1059120D 7 σ RJ 0.1917120D 8 Q4 3.8906 Input values J 4 0.18 J RMS 0.023 Calcualted values A DD 0.0106120D 7 σ RJ 0.004120D 8 19 December, 2016 IEEE P802.3bs Electrical ad hoc 7

Comment #30 cont. The equations originated from comment #25 against D2.0 which has very little explanation. I have not found any further analysis and suspect that the equations may be incorrect Looking for alternative calculation 19 December, 2016 IEEE P802.3bs Electrical ad hoc 8