SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

Similar documents
MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN QUADRUPLE HALF-H DRIVER

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN75150 DUAL LINE DRIVER

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN75150 DUAL LINE DRIVER

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN75374 QUADRUPLE MOSFET DRIVER

SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

ORDERING INFORMATION PACKAGE

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN75176A DIFFERENTIAL BUS TRANSCEIVER

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN54HC04, SN74HC04 HEX INVERTERS

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SN75468, SN75469 DARLINGTON TRANSISTOR ARRAYS

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

ULN2804A DARLINGTON TRANSISTOR ARRAY

SN65LVDM31 HIGH-SPEED DIFFERENTIAL LINE DRIVER

SN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

L293, L293D QUADRUPLE HALF-H DRIVERS

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

ULN2001A, ULN2002A, ULN2003A, ULN2004A DARLINGTON TRANSISTOR ARRAYS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

TLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

TL5632C 8-BIT 3-CHANNEL HIGH-SPEED DIGITAL-TO-ANALOG CONVERTER

ua733c, ua733m DIFFERENTIAL VIDEO AMPLIFIERS

6N135, 6N136, HCPL4502 OPTOCOUPLERS/OPTOISOLATORS

ULN2001A THRU ULN2004A DARLINGTON TRANSISTOR ARRAYS

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SN751177, SN DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

L293D QUADRUPLE HALF-H DRIVER

Transcription:

SN Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and RS-8 and ITU Recommendation V.. Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments -State s Common-Mode Voltage Range of V to V Active-High Enable Thermal Shutdown Protection Positive- and Negative-Current Limiting Operates From Single -V Supply Low Power Requirements Functionally Interchangeable With MC8 description The SN is a monolithic quadruple differential line driver with -state outputs. It is designed to meet the requirements of ANSI Standards EIA/TIA--B and RS-8 and ITU Recommendation V.. The device is optimized for balanced multipoint bus transmission at rates up to megabaud. Each driver features wide positive and negative common-mode output voltage ranges making it suitable for party-line applications in noisy environments. SLLS9B OCTOBER 98 REVISED MAY 99 The SN provides positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately C. This device offers optimum performance when used with the SN or SN quadruple differential line receivers. The SN is characterized for operation from C to C. FUNCTION TABLE (each driver) INPUT ENABLE OUTPUTS Y Z H H H L L H L H X L Z Z H = TTL high level, X = irrelevant, L = TTL low level, Z = high impedance (off) A Y Z,EN Z Y A GND A Y NC Z,EN Z NC Y A GND N PACKAGE (TOP VIEW) 6 8 6 8 9 6 9 DW PACKAGE (TOP VIEW) 9 8 6 V CC A Y Z,EN Z Y A V CC A Y NC Z,EN Z NC Y A NC No internal connection Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 99, Texas Instruments Incorporated POST OFFICE BOX 6 DALLAS, TEXAS 6

SN SLLS9B OCTOBER 98 REVISED MAY 99 logic symbol logic diagram, each driver (positive logic),en A A EN 6 Y Z Y Z A EN Y Z,EN EN A A 9 Y Z Y Z This symbol is in accordance with ANSI/IEEE Std 9-98 and IEC Publication 6-. schematics of inputs and outputs EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC R(eq) VCC Input Data Inputs: R(eq) = kω NOM Enable Inputs: R(eq) = 8 kω NOM R(eq) = equivalent resistor GND POST OFFICE BOX 6 DALLAS, TEXAS 6

SN SLLS9B OCTOBER 98 REVISED MAY 99 absolute maximum ratings over operating free-air temperature (unless otherwise noted) Supply voltage, V CC (see Note )............................................................. V voltage range,v O............................................................ V to V Input voltage, V I........................................................................... V Continuous total dissipation........................................... See Dissipation Rating Table Operating free-air temperature range, T A.............................................. C to C Storage temperature range, T stg................................................... 6 C to C Lead temperature,6 mm (/6 inch) from case for seconds............................... 6 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE : All voltage values are with respect to the network ground terminal. PACKAGE DISSIPATION RATING TABLE TA C POWER RATING DERATING FACTOR ABOVE TA = C TA = C POWER RATING DW mw 9. mw/ C mw recommended operating conditions N mw 9. mw/ C 6 mw MIN NOM MAX UNIT Supply voltage, VCC.. V High-level input voltage, VIH V Low-level input voltage, VIL.8 V Common-mode output voltage, VOC to V High-level output current, IOH 6 ma Low-level output current, IOL 6 ma Operating free-air temperature, TA C POST OFFICE BOX 6 DALLAS, TEXAS 6

SN SLLS9B OCTOBER 98 REVISED MAY 99 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIK Input clamp voltage II = 8 ma. V VIH = V, VIL=.8 V, VOH High-level output voltage IOH = ma VIH = V, VIL=.8 V, VOL Low-level output voltage IOL = ma. V. V VO voltage IO = 6 V VOD Differential output voltage IO =. 6 6 V VOD Differential output voltage RL = Ω, See Figure / VOD or RL = Ω, See Figure.. V VOD Differential output voltage See Note. V VOD Change in magnitude of differential output voltage VOC Common-mode mode output voltage RL = Ω or Ω, See Figure VOC Change in magnitude of common-mode mode output voltage V ±. V + V ±. V IO current with power off VCC =, VO = V to V ± µa IOZ High-impedance-state output current VO = V to V ± µa IIH High-level input current VI =. V µa IIL Low-level input current VI =. V 6 µa VO = V 8 IOS Short-circuit output current VO = VCC 8 ma ICC Supply current (all drivers) No load VO = V s enabled 8 6 s disabled 8 All typical values are at VCC = V and TA = C. The minimum VOD with a -Ω load is either / VOD or V, whichever is greater. VOD and VOC are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level. In ANSI Standard EIA/TIA--B, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS. NOTE : See EIA Standard RS-8. switching characteristics, V CC = V, T A = C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT td(od) Differential-output delay time 6 ns RL =Ω Ω, See Figure tt(od) Differential-output transition time 8 ns tpzh enable time to high level RL = Ω, See Figure 8 ns tpzl enable time to low level RL = Ω, See Figure 8 ns tphz disable time from high level RL = Ω, See Figure ns tplz disable time from low level RL = Ω, See Figure 8 ns ma POST OFFICE BOX 6 DALLAS, TEXAS 6

SN SYMBOL EQUIVALENTS DATA SHEET PARAMETER EIA/TIA--B RS-8 VO Voa, Vob Voa, Vob VOD Vo Vo VOD Vt (RL = Ω) Vt (RL = Ω) VOD Vt (Test Termination) Measurement ) VOD Vt Vt Vt Vt VOC Vos Vos VOC Vos Vos Vos Vos IOS Isa, Isb IO Ixa, Ixb Iia,Iib SLLS9B OCTOBER 98 REVISED MAY 99 PARAMETER MEASUREMENT INFORMATION VOD RL RL VOC Figure. Differential and Common-Mode Voltages V RL = CL = pf td(od) td(od) Generator Ω (see Note B) ~. V (see Note A) Ω 9% 9% V % % % % ~. V TEST CIRCUIT Input tt(od). V. V VOLTAGE WAVEFORMS NOTES: A. The input pulse is supplied by a generator having the following characteristics: tr ns, tf ns, PRR MHz, duty cycle = %, ZO = Ω. B. CL includes probe and stray capacitance. Figure. Differential- Test Circuit and Voltage Waveforms V tt(od) POST OFFICE BOX 6 DALLAS, TEXAS 6

SN SLLS9B OCTOBER 98 REVISED MAY 99 Generator (see Note A) V to V Ω PARAMETER MEASUREMENT INFORMATION TEST CIRCUIT S CL = pf (see Note B) RL = Ω Input. V. V tphz tpzh. V. V VOLTAGE WAVEFORMS NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR MHz, duty cycle = %, tr ns, tf ns, ZO = Ω. B. CL includes probe and stray capacitance. Figure. Test Circuit and Voltage Waveforms V V VOH Voff V V V to V S RL = Ω Input. V. V V V Generator (see Note A) Ω CL = pf (see Note B) tpzl. V tplz. V V VOL TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR MHz, duty cycle = %, tr ns, tf ns, ZO = Ω. B. CL includes probe and stray capacitance. Figure. Test Circuit and Voltage Waveforms 6 POST OFFICE BOX 6 DALLAS, TEXAS 6

SN TYPICAL CHARACTERISTICS SLLS9B OCTOBER 98 REVISED MAY 99 High-Level Voltage V V OH..... HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT VCC = V TA = C VOL Low-Level Voltage V..... LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT VCC = V TA = C 6 8 6 8 IOH High-Level Current ma IOL Low-Level Current ma Figure Figure 6 Differential Voltage V VOD.... DIFFERENTIAL OUTPUT VOLTAGE OUTPUT CURRENT Á VCC = V Á TA = C IIO O Current A µ A Disabled TA = C VCC = V VCC = V OUTPUT CURRENT OUTPUT VOLTAGE 6 8 IO Current ma 9 VO Voltage V Figure Figure 8 POST OFFICE BOX 6 DALLAS, TEXAS 6

SN SLLS9B OCTOBER 98 REVISED MAY 99 TYPICAL CHARACTERISTICS ICC Supply Current ma 9 8 6 Á Á No Load Á s Enabled TA = C SUPPLY CURRENT SUPPLY VOLTAGE Inputs Open Inputs Grounded ICC Supply Current ma No Load Á Input Open Á s Disabled TA = C SUPPLY CURRENT SUPPLY VOLTAGE 6 VCC Supply Voltage V 8 6 VCC Supply Voltage V 8 Figure 9 Figure APPLICATION INFORMATION / SN / SN RT RT / SN Up to RS-8 Unit Loads / SN / SN / SN / SN / SN NOTE: The line length should be terminated at both ends in its characteristic impedance (RT = ZO). Stub lengths off the main line should be kept as short as possible. Figure. Typical Application Circuit 8 POST OFFICE BOX 6 DALLAS, TEXAS 6

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 998, Texas Instruments Incorporated