SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

Similar documents
SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN75150 DUAL LINE DRIVER

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN QUADRUPLE HALF-H DRIVER

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN75150 DUAL LINE DRIVER

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN75374 QUADRUPLE MOSFET DRIVER

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

ORDERING INFORMATION PACKAGE

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54HC04, SN74HC04 HEX INVERTERS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

ULN2804A DARLINGTON TRANSISTOR ARRAY

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN75468, SN75469 DARLINGTON TRANSISTOR ARRAYS

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

ULN2001A, ULN2002A, ULN2003A, ULN2004A DARLINGTON TRANSISTOR ARRAYS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

ULN2001A THRU ULN2004A DARLINGTON TRANSISTOR ARRAYS

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

TL5632C 8-BIT 3-CHANNEL HIGH-SPEED DIGITAL-TO-ANALOG CONVERTER

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

ORDERING INFORMATION PACKAGE

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE


TPIC6B273 POWER LOGIC OCTAL D-TYPE LATCH

6N135, 6N136, HCPL4502 OPTOCOUPLERS/OPTOISOLATORS

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

L293, L293D QUADRUPLE HALF-H DRIVERS

LM139, LM139A, LM239, LM239A, LM339, LM339A, LM339Y, LM2901 QUAD DIFFERENTIAL COMPARATORS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

TLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS

Transcription:

Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits Package Options Include Ceramic Flat (W) Package and Plastic (N) and Ceramic (J) DIPs SN5407, SN5417, SN7407, SN7417 SN5407, SN5417...J OR W PACKAGE SN7407, SN7417...N PACKAGE (TOP VIEW) 1A 1Y 2A 2Y A Y GND 1 2 4 5 6 7 14 1 12 11 10 9 8 V CC 6A 6Y 5A 5Y 4A 4Y description These monolithic TTL hex buffers/drivers feature high-voltage open-collector outputs for interfacing with high-level circuits (such as MOS), or for driving high-current loads (such as lamps or relays), and also are characterized for use as buffers for driving TTL inputs. The SN5407 and SN7407 have minimum breakdown voltages of, and the SN5417 and SN7417 have minimum breakdown voltages of 15 V. The maximum sink current is 0 ma for the SN5407 and SN5417 and 40 ma for the SN7407 and SN7417. These circuits are completely compatible with most TTL families. s are diode clamped to minimize transmission-line effects, which simplifies design. Typical power dissipation is 145 mw and average propagation delay time is 14 ns. The SN5407 and SN5417 are characterized for operation over the full military temperature range of 55 C to 125 C. The SN7407 and SN7417 are characterized for operation from 0 C to 70 C. logic symbol 1 1A 2A 5 A 9 4A 11 5A 1 6A 2 4 6 8 10 12 1Y 2Y Y 4Y 5Y 6Y This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. logic diagram, each buffer/driver (positive logic) A Y Y = A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1997, Texas Instruments Incorporated POST OFFICE BOX 6550 DALLAS, TEXAS 75265 1

schematic VCC 6 kω.4 kω 1.6 kω A 100 Ω Y 1 kω GND Resistor values shown are nominal. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC........................................................................ 7 V voltage, V I (see Note 1)............................................................... 5.5 V voltage, V O (see Notes 1 and 2): SN5407, SN7407...................................... SN5417, SN7417...................................... 15 V Operating free-air temperature range, T A : SN5407, SN5417.......................... 55 C to 125 C SN7407, SN7417............................. 0 C to 70 C Storage temperature range, T stg................................................... 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values are with respect to GND. 2. This is the maximum voltage that should be applied to any output when it is in the off state. recommended operating conditions SN5407 SN5417 SN7407 SN7417 UNIT MIN NOM MAX MIN NOM MAX VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.8 0.8 V High-level output voltage SN5407, SN7407 0 0 SN5417, SN7417 15 15 IOL Low-level output current 0 40 ma TA Operating free-air temperature 55 125 0 70 C V 2 POST OFFICE BOX 6550 DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS SN5407 SN5417 SN7407 SN7417 MIN TYP MAX MIN TYP MAX VIK VCC = MIN, II = 12 ma 1.5 IOH VCC = MIN, = (SN5407, SN7407) 0.25 0.25 VIL = 0.8 V = 15 V (SN5417, SN7417) 0.25 0.25 VCC = MIN, VIH =2V IOL = 16 ma 0.4 0.4 IOL = 0 ma (SN5407, SN5417) 0.7 0.7 V IOL = 40 ma (SN7407, SN7417) 0.7 0.7 II VCC = MAX, VI = 5.5 V 1 1 ma IIH VCC = MAX, VIH = 2.4 V 40 40 µa IIL VCC = MAX, VIL = 0.4 V 1.6 1.6 ma ICCH VCC = MAX 29 41 29 41 ma ICCL VCC = MAX 21 0 21 0 ma For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. All typical values are at VCC = 5 V, TA = 25 C. switching characteristics, V CC = 5 V, T A = 25 C (see Figure 1) UNIT ma PARAMETER FROM (INPUT) TO (OUTPUT) A Y RL = 110 Ω, CL = 15 pf A Y RL = 150 Ω, CL = 50 pf TEST CONDITIONS MIN TYP MAX UNIT 6 15 20 26 15 26 ns ns POST OFFICE BOX 6550 DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION VCC From Under Test RL CL (see Note A) Test Point LOAD CIRCUIT Timing Data tsu th High-Level Pulse Low-Level Pulse tw TAGE WAVEFORMS SETUP AND HOLD TIMES TAGE WAVEFORMS PULSE WIDTHS In-Phase Out-of-Phase (see Note E) TAGE WAVEFORMS PROPAGATION DELAY TIMES Control (low-level enabling) tpzl Waveform 1 (see Note B) Waveform 2 (see Note B) tpzh S1 Closed, S2 Open S1 Open, tplz S1 and 4.5 V tphz TAGE WAVEFORMS ENABLE AND DISABLE TIMES, -STATE OUTPUTS 0.5 V 0.5 V S1 and NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily. D. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 Ω, tr 7 ns, tf 7 ns. E. When measuring propagation delay times of -state outputs, switches S1 and S2 are closed. F. The outputs are measured one at a time with one input transition per measurement. Figure 1. Load Circuit and Voltage Waveforms 4 POST OFFICE BOX 6550 DALLAS, TEXAS 75265

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated