EE 2274 MOSFET BASICS

Similar documents
ECE 2274 MOSFET Voltmeter. Richard Cooper

1.2Vdc 1N4002. Anode V+

EE 2274 DIODE OR GATE & CLIPPING CIRCUIT

.dc Vcc Ib 0 50uA 5uA

EE 230 Lab Lab 9. Prior to Lab

ECE2274 Pre-Lab for MOSFET logic LTspice NAND Gate, NOR Gate, and CMOS Inverter

EE 2274 RC and Op Amp Circuit Completed Prior to Coming to Lab. Prelab Part I: RC Circuit

Revised: Summer 2010

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer

ECE 3274 MOSFET CD Amplifier Project

EE 501 Lab 1 Exploring Transistor Characteristics

ECE 310L : LAB 9. Fall 2012 (Hay)

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

DIGITAL VLSI LAB ASSIGNMENT 1

8. Characteristics of Field Effect Transistor (MOSFET)

Lab 6: MOSFET AMPLIFIER

The MOSFET can be easily damaged by static electricity, so careful handling is important.

ECE 2274 Diode Basics and a Rectifier Completed Prior to Coming to Lab

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering

Lab 5: MOSFET I-V Characteristics

EE4902 C Lab 7

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

Experiment 5 Single-Stage MOS Amplifiers

Lab 5: MOSFET I-V Characteristics

Lab Project EE348L. Spring 2005

Bring your textbook to lab.

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT

Homework Assignment 07

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

ECE4902 C Lab 7

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

TTL LOGIC and RING OSCILLATOR TTL

EECS 312: Digital Integrated Circuits Lab Project 2 Extracting Electrical and Physical Parameters from MOSFETs. Teacher: Robert Dick GSI: Shengshuo Lu

ECE 2274 Pre-Lab for Experiment # 4 Diode Basics and a Rectifier Completed Prior to Coming to Lab

Homework Assignment 07

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 20 - LAB

LABORATORY 3 v1 CIRCUIT ELEMENTS

Digital Applications of the Operational Amplifier

0.85V. 2. vs. I W / L

University of Pittsburgh

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits

Name: Date: Score: / (75)

Common-Source Amplifiers

ELEC 2210 EXPERIMENT 12 NMOS Logic

Laboratory #5 BJT Basics and MOSFET Basics

Experiment 9- Single Stage Amplifiers with Passive Loads - MOS

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits & Electronics Spring 2005

Electronic Circuits Laboratory EE462G Lab #6. Small Signal Models: The MOSFET Common Source Amplifier

ECEN 474/704 Lab 6: Differential Pairs

Objectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors).

LAB 4 : FET AMPLIFIERS

ECE4902 C2012 Lab 3. Qualitative MOSFET V-I Characteristic SPICE Parameter Extraction using MOSFET Current Mirror

Field Effect Transistors

ECE4902 Lab 5 Simulation. Simulation. Export data for use in other software tools (e.g. MATLAB or excel) to compare measured data with simulation

DEPARTMENT OF ELECTRICAL ENGINEERING LAB WORK EE301 ELECTRONIC CIRCUITS

EE320L Electronics I. Laboratory. Laboratory Exercise #6. Current-Voltage Characteristics of Electronic Devices. Angsuman Roy

LABORATORY 3 v3 CIRCUIT ELEMENTS

EE351 Laboratory Exercise 4 Field Effect Transistors

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS

Experiment #6: Biasing an NPN BJT Introduction to CE, CC, and CB Amplifiers

DC Operating Point, I-V Curve Trace. Author: Nate Turner

The Field Effect Transistor

Electronic Devices. Floyd. Chapter 9. Ninth Edition. Electronic Devices, 9th edition Thomas L. Floyd

Field Effect Transistor Characterization EE251 Laboratory Report #3 <name> May 26, 2008

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB DEPARTMENT OF ELECTRICAL ENGINEERING

LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN

UNIT 3: FIELD EFFECT TRANSISTORS

EE320L Electronics I. Laboratory. Laboratory Exercise #2. Basic Op-Amp Circuits. Angsuman Roy. Department of Electrical and Computer Engineering

Phy 335, Unit 4 Transistors and transistor circuits (part one)

ELEC 350L Electronics I Laboratory Fall 2012

Federal Urdu University of Arts, Science & Technology Islamabad Pakistan THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB

Experiment 10 Current Sources and Voltage Sources

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

Lab 3: Circuit Simulation with PSPICE

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

10. Computer-Assisted Data Acquisition and Analysis

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

ET Training. Electronics: JFET Instructor: H.Pham. The JUNCTION FIELF EFFECT TRANSISTOR (JFET) n channel JFET p channel JFET

(a) Current-controlled and (b) voltage-controlled amplifiers.

Lab 5: FET circuits. 5.1 FET Characteristics

EE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Class #8: Experiment Diodes Part I

Electronics 1 Lab (CME 2410) School of Informatics & Computing German Jordanian University Laboratory Experiment (10) Junction FETs

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

Physics 481 Experiment 3

Figure 1: JFET common-source amplifier. A v = V ds V gs

Common-source Amplifiers

Laboratory #9 MOSFET Biasing and Current Mirror

Microelectronics Circuit Analysis and Design

Field Effect Transistors

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

Transcription:

Pre Lab: Include your CN with prelab. EE 2274 MOSFET BASICS 1. Simulate in LTspice a family of output characteristic curves (cutve tracer) for the 2N7000 NMOS You will need to add the 2N7000 model to LTspice if you have done it previously. a. Use a DC Sweep of Vdd from 0 to 10 volts in 100mv increments to change the drain-source voltage (V DS) X axis of the MOSFET curve. Y axis = I D in ma. b. Use the step sweep from 1 to 3 volts to change the gate to source voltage (V GS) of each curve in 200mv increments. c. un the simulation and then click on All and OK to display all the curves. d. In the plot window right click then select steps select the Vgs = 3V step. Use this curve to calculate Vtn or just set the V GS = 3.0V and not do the step command. e. V TN can be found by subtracting V DS of any curve from V GS of the curve at the point where the current I D begins to flatten out V TN = V GS V DS flat V GS step used = V DS used to calculate = V TN I D = at V TN Vds.include 2N7000.sub Vgs Vdd M1 2N7000 10 ser=0 Vgs.step Vgs 1 3.2.dc Vdd 0 10.1 Figure 1 Page 1 of 5

2. Build a four resistor bias circuit (figure 2) for a NMOS. Design the circuit such that Vdd = 12Vdc,Vg=5V, Vds=5V, Id=10ma, Ig2=1ma, assume Vgs=2.4V. Set the value of I D by setting the value of S. Because Vs = Vg Vgs assume Vgs is almost constant so Vs is almost constant, so changing s will not change Vs but it will change Is and assume Id = Is. Set the Value of V DS by setting the value of D where V D = I D( D) and V DS = V DD V S V D. Include the design values and the standard 10% resistor values. Simulate in LTspice with (DC op pnt ).op and include schematic with currents and voltages (right click schematic - view Place.op Data Label), two simulations design value and standard values of resistors. Show your work. Vg g1 d M1 Vd Vdd 12Vdc 2N7000 g2 s Vs.op.include 2N7000.sub Figure 2 g1 g2 Design value Standard 10% value d s Design value Standard 10% value Vdd supply voltage V g1 voltage across g1 V g2 voltage across g2 V s voltage across s V d voltage across d V gs gate to source voltage V ds drain to source voltage Is Source current I g1 Current in g1 I d drain current Design values Calculated with standard values Page 2 of 5

3. Simulate in LTspice the NMOS Inverter shown below (figure 3). Instead of varying the drain-source voltage, vary the gate-source voltage. Use the DC sweep to vary the gate voltage V GS from 0 to 5V step = 100mv and plot this versus I D, and V DS with supply voltage Vdd=5 volt. Turn your graph in. What is the V TN voltage (just starts to conduct) for the 2N7000? How does this compare with 1e? V TN = Figure 3 Inverter I D = at V TN equired graphs: 1. I-V Characteristic curve of 2N7000 from LTspice. 2. (2 schematics) LTspice.OP simulation of 4 resister bias circuit with voltage and current displayed on schematic 3. DC sweep of NMOS Inverter Current 4. DC Sweep of NMOS Inverter Voltage Page 3 of 5

LAB Procedure MOSFET BASICS Part I. Characteristic Curve 1. Perform the characteristics I-V curves for the 2N7000 NMOS using the Tektronix curve tracer. Find the threshold voltage V TN (V GS where the MOSFET begins to conduct I D) Print curve. Set curve trace to N-FET, Is Max = 10ma, Vds max =10V, Vg/step = 0.1V, Offset = 1.8V, load=0.10, N Steps = 10. Use any socket, they are wired in parallel remember S = E, G = B, and D = C for the sockets. Part II. Construct Circuit 1. Build the four resistor bias circuit that you designed in the Pre-Lab figure 2. Measure all of the currents going into the FET (do not use current meter, measure the voltage across a known resister). Also, measure all of the node voltages. Verify that your design works. Note: Do not spread the leads of the NMOS transistor the outer leads will not always make contact. Part III. Inverter Circuit 1. Build the NMOSFET Inverter circuit figure 3 that you used in the pre-lab to observe the switching behavior of the FET set Vdd = 5Vdc. (a,b) Use Basic DC Sweep to step V GS from 0V to 5V with 100mv steps. (Use oscilloscope to verify the V GS sweep). ecord the Id use a multimeter to measure the voltage across a known resister (d) and calculate the drain current ( Id ) place a step inside the loop as the last step. Add Step - Processing Analog signals - Formula to calculate and produce a plot of the drain current, for a sweep plot calculate a scale factor (amps/volt) by hand for the voltage plot. Write this factor on the plot and turn in. a. Plot V GS verses I D. What is the V TN for the 2N7000? (V GS where the MOSFET begins to conduct I D ) b. Plot V GS verses V DS. What is V DS at turn-on (V GS =5.0V) and turn-off (V GS = 0.0V)? (c,d) Use a 1 khz square wave 5vpp, with 2.5 Vdc offset for V GS, (this will give you a 0-5 volt square wave). Use oscilloscope to monitor input V GS Ch1 and output V DS Ch2. c. What is the drain-source voltage from scope (V DS at turn-on and turn-off)? d. What is the rise time and fall time of the MOSFETS drain-source voltage measured at 10% and 90% of maximum Vds? Page 4 of 5

DATA SHEET EXPEIMENT MOSFET BASIC Name: Name: Instuctor: Class Day and Time: Date: Bench Number: CN: Part I. 1. Turn in graph. V TN = Part II. g1 measured g2 measured d measured s measured Vdd supply voltage V g1 voltage across g1 V g2 voltage across g2 V s voltage across s V d voltage across d V gs gate to source voltage V ds drain to source voltage Is Source current I g1 Current in g1 I d drain current Design values from prelab measured Part III. Scale factor for the DC Sweep plot = Include plot. Must include units. Turn-on (V GS =5.0V) Turn-off (V GS = 0.0V) III a V TN (measured) III a I d (on) I d (off) III b V ds (on) V ds (off) III c T f (fall Time) T r (rise time) III d V ds (on) scope V ds (off) scope equired plots: 1. I-V Characteristic of MOSFET 2. Plot of V GS verses I D 3. Plot of VGS verses V DS 4. Output rise time of MOSFET from scope 5. Output fall time of MOSFET from scope Page 5 of 5