Intel s High-k/Metal Gate Announcement. November 4th, 2003

Similar documents
Intel s Breakthrough in High-K Gate Dielectric Drives Moore s Law Well into the Future

Newer process technology (since 1999) includes :

MICROPROCESSOR TECHNOLOGY

Design cycle for MEMS

INTRODUCTION TO MOS TECHNOLOGY

LSI ON GLASS SUBSTRATES

Intel Demonstrates High-k + Metal Gate Transistor Breakthrough on 45 nm Microprocessors

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

Integrated CMOS Tri-Gate Transistors: Paving the Way to Future Technology Generations

420 Intro to VLSI Design

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

Transistor Scaling in the Innovation Era. Mark Bohr Intel Senior Fellow Logic Technology Development August 15, 2011

Lecture 0: Introduction

ISSCC 2003 / SESSION 1 / PLENARY / 1.1

EMT 251 Introduction to IC Design

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Introduction to VLSI ASIC Design and Technology

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

+1 (479)

Lecture #29. Moore s Law

INTRODUCTION: Basic operating principle of a MOSFET:

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Lecture 4 - Digital Representations III + Transistors

Lecture Notes 5 CMOS Image Sensor Device and Fabrication

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Intel's 65 nm Logic Technology Demonstrated on 0.57 µm 2 SRAM Cells

VLSI Design. Introduction

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

Advanced Digital Integrated Circuits. Lecture 2: Scaling Trends. Announcements. No office hour next Monday. Extra office hour Tuesday 2-3pm

VLSI Design. Introduction

Device Technologies. Yau - 1

EE301 Electronics I , Fall

UNIT III VLSI CIRCUIT DESIGN PROCESSES. In this chapter we will be studying how to get the schematic into stick diagrams or layouts.

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Microelectronics, BSc course

Enabling Breakthroughs In Technology

FinFET vs. FD-SOI Key Advantages & Disadvantages

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Future MOSFET Devices using high-k (TiO 2 ) dielectric

Alternatives to standard MOSFETs. What problems are we really trying to solve?

Basic Fabrication Steps

Introduction to Electronic Devices

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

Topic 3. CMOS Fabrication Process

MOSFET & IC Basics - GATE Problems (Part - I)

ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations

Chapter 3 Basics Semiconductor Devices and Processing

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

Figure.1. Schematic of 4-bit CLA JCHPS Special Issue 9: June Page 101

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Optimization of Direct Tunneling Gate Leakage Current in Ultrathin Gate Oxide FET with High-K Dielectrics

Semiconductor Physics and Devices

SIMULATION OF EDGE TRIGGERED D FLIP FLOP USING SINGLE ELECTRON TRANSISTOR(SET)

A 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45 nm Gate Length Strained Silicon CMOS Transistors

International Journal of Scientific & Engineering Research, Volume 6, Issue 2, February-2015 ISSN

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Organic Electronics. Information: Information: 0331a/ 0442/

Session 10: Solid State Physics MOSFET

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

Chapter 2 : Semiconductor Materials & Devices (II) Feb

Solid State Devices- Part- II. Module- IV

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

A Review of Low-Power VLSI Technology Developments

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

4.1 Device Structure and Physical Operation

Jack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.

Performance advancement of High-K dielectric MOSFET

Static Power and the Importance of Realistic Junction Temperature Analysis

EECS 151/251A Spring 2019 Digital Design and Integrated Circuits. Instructors: Wawrzynek. Lecture 8 EE141

Chapter 15 Summary and Future Trends

Part II: The MOS Transistor Technology. J. SÉE 2004/2005

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

Study of Pattern Area of Logic Circuit. with Tunneling Field-Effect Transistors

Final Exam Topics. IC Technology Advancement. Microelectronics Technology in the 21 st Century. Intel s 90 nm CMOS Technology. 14 nm CMOS Transistors

Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer

ECE/CoE 0132: FETs and Gates

problem grade total

3. COMPARING STRUCTURE OF SINGLE GATE AND DOUBLE GATE MOSFET WITH DESIGN AND CURVE

2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)

Resonant Tunneling Device. Kalpesh Raval

NAME: Last First Signature

Semiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Semiconductor Devices

Field-Effect Transistors

6.012 Microelectronic Devices and Circuits

Homework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!

2.8 - CMOS TECHNOLOGY

Integrated Circuit Technology (Course Code: EE662) Lecture 1: Introduction

EE 330 Lecture 7. Design Rules. IC Fabrication Technology Part 1

EE669: VLSI TECHNOLOGY

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Transcription:

Intel s High-k/Metal Gate Announcement November 4th, 2003 1

What are we announcing? Intel has made significant progress in future transistor materials Two key parts of this new transistor are: The gate dielectric consists of a high-k material The gate electrode is made of metal Intel has succeeded in integrating these innovations and creating transistors with record- setting performance,, and with dramatically reduced current leakage Intel believes that high-k/metal gate can be implemented in the 45nm manufacturing process, to be in production in 2007 2

Continuation of Moore s Law Process Name P856 P858 Px60 P1262 P1264 P1266 P1268 P1270 1st Production 1997 1999 2001 2003 2005 2007 2009 2011 Process Generation Wafer Size (mm) Inter-connect Channel Gate dielectric Gate electrode 0.25µm 0.18µm 0.13µm Si Si Si 90 nm 65 nm 45 nm 32 nm 22 nm 200 200 200/300 300 300 300 300 300 Al SiO 2 Al SiO 2 Cu SiO 2 Cu Strained Si SiO 2 Cu Strained Si SiO 2 Poly- silicon Poly- silicon Poly- silicon Poly- silicon Poly- silicon Cu Strained Si High-k Metal Cu? Strained Strained Si Si High-k Metal High-k Metal Introduction targeted at this time Subject to change Intel found a solution for High-k k and metal gate 3

Why is this important? These steps are necessary if transistors are to continue shrinking and delivering better performance, while containing power consumption Many others have been working on the same problem for some time, but no company is as far along as Intel These steps will enable the continuation of Moore s Law, ultimately leading to vast, lower cost computing power and enabling applications that cannot even be imagined today 4

What is a transistor? A simple switch Current flows from source to drain when gate is at certain voltage; otherwise, it doesn t flow (the gate s voltage is analogous to the position of a light switch) source gate electrode gate dielectric channel silicon substrate (wafer) NMOS* transistors are on when gate is at high voltage; PMOS transistors are on when gate is at low voltage Objective in transistor design: Make them smaller, faster, cheaper and less power-hungry drain Cross-section section of a transistor *CMOS (Complementary Metal Oxide Semiconductor) consists of NMOS (negative) and PMOS (positive) transistors Fundamental component of all logic chips 5

What s the problem as transistors are made smaller? Smaller transistors are faster and cheaper, but Gate dielectrics, traditionally made with Silicon Dioxide (SiO 2 ),, are only a few atomic layers thick SiO 2 is ideally an insulator, but at this thinness, current leaks through Think of a faucet that drips when it should be off A new material is is needed to reduce leakage 6

Gate dielectric today is only a few molecular layers thick Polysilicon Gate Electrode SiO 2 Gate Oxide Individual Atoms Silicon Substrate 7

Seeking new materials to drive Moore s Law SiO2 is at the very heart of the transistor, and replacing it is like performing a heart transplant, said Robin Degraeve, a researcher at the Interuniversity Microelectronics Center (IMEC) based in Leuven, Belgium. EE Times. 4/8/03, High-k insulators line up at the gate "Failure to address leakage current could make the problem the big stumbling block to Moore's Law. Today's approaches to the problem are only getting the industry half way home, and the solutions to handle the rest of the job haven't been invented yet," University of Tokyo professor Takayasu Sakurai told the International Solid-State Circuits Conference in a keynote address. EE Times. 2/10/2003, Leakage current called obstacle to chip complexity As the scaling of classical bulk Si CMOS transistors approaches its fundamental limits, innovative device structures and new materials must be considered to continue the historic progress in information processing and transmission. IEEE Electron Device Letters, Vol. 23, No. 8, August 2002: Germanium MOs Capacitors Incorporating Ultrathin High-k Gate Dielectric High-k is a very tough problem, he [Bijan Davari, vice president of tech development at IBM Microelectronics] said. People have started working on it, but not enough attention has been paid to it. Silicon dioxide is this amazing material, the interface with silicon is so good, it will take more time to develop alternatives. EE Times, 6/11/02, Technologist sketches IBM s silicon road map Power -k is Powerissue issueis ishuge huge--industry industryrecognizes recognizesthat thathigh high-k isneeded needed 8

What is High-k? The industry is searching for an SiO 2 replacement Intel has led SiO 2 gate oxide scaling for over a decade This material should be thicker (to reduce leakage) but should have a high k value k, the dielectric constant of a material, relates directly to the transistor s performance When the faucet is turned on, water should gush out 9

High-k k Dielectric reduces leakage substantially Gate Gate 1.2nm SiO 2 3.0nm High-k Silicon substrate Silicon substrate Benefits compared to current process technologies Capacitance Gate dielectric leakage High-k k vs. SiO 2 60% greater Benefit Much faster transistors > 100x reduction Far cooler 10

High-k k Materials Require New Manufacturing Techniques Step 1 Step 3 Step 2 Step 4 High-k k Materials Are Are Deposited One One Molecular Layer at at a Time 11

What s so hard about using high-k? Replacing SiO 2 with high-k k materials leads to two problems due to interaction with the polysilicon gate electrode: 1. Threshold voltage pinning defects that arise at the gate dielectric / gate electrode boundary cause the voltage at which the transistor switches to be too high 2. Phonon scattering electrons are made less mobile (they slow down) Both of of these problems limit the transistor s switching speed 12

Solution: Use Metal Gates Conventional gate electrode is polycrystalline silicon By using a specific metal for NMOS transistors, and a different one with PMOS transistors, and combining with a specific process recipe, the two problems go away With this combination, Intel has achieved record performance with a transistor design that can scale according to Moore s Law 13

Intel s Announcement Intel is announcing that after 5 years of research, it has found the right high-k material Intel has also identified compatible gate electrode materials for both NMOS and PMOS Intel has succeeded in integrating these and has achieved record transistor performance Moore s Law continues 14

High-K K + metal gates = Transistors with Excellent Characteristics 10000 80nm NMOS Transistor drain voltage = 1.3V 1000 Very low leakage when OFF Drain current (micro-amps/micron) 100 10 1 0.1 0.01 0 0.15 0.3 0.45 0.6 0.75 0.9 Gate voltage (volts) 1.05 1.2 Very high drive current when ON 15

Summary Intel researchers have removed the industry s most challenging roadblock to ensuring Moore s Law spans into the next decade, ultimately leading to vast, lower-cost computing power and enabling applications that cannot be imagined today The power and heat issue is huge and industry has been searching for solutions for a long time. Intel has solved a major part of the problem by integrating new materials into transistors. Intel has achieved world record performance at dramatically reduced leakage with its new transistor Intel is on track to put this new transistor design into production in 2007 Moore s Law continues 16

Additional details on Intel s high-k/metal-gate transistors were presented at the International Workshop on Gate Insulator 2003 in Tokyo, Japan on Nov 6, 2003 by Robert Chau, Intel Fellow For further information on Intel's silicon technology, please visit the Silicon Showcase at www.intel.com/research/silicon 17