Bumping of Silicon Wafers using Enclosed Printhead

Similar documents
SMT Assembly Considerations for LGA Package

Process Parameters Optimization For Mass Reflow Of 0201 Components

Understanding stencil requirements for a lead-free mass imaging process

Broadband Printing: The New SMT Challenge

Ultra Fine Pitch Printing of 0201m Components. Jens Katschke, Solutions Marketing Manager

Application Note 5026

S3X58-M High Reliability Lead Free Solder Paste. Technical Information. Koki no-clean LEAD FREE solder paste.

Application Note AN-1011

VT-35 SOLDER PASTE PRINTING DEFECT ANALYSIS AND PREVENTION. Script Writer: Joel Kimmel, IPC

A FEASIBILITY STUDY OF CHIP COMPONENTS IN A LEAD-FREE SYSTEM

A Technique for Improving the Yields of Fine Feature Prints

STENCIL CONSIDERATIONS FOR MINIATURE COMPONENTS

APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS

Understanding the Effect of Process Changes and Flux Chemistry on Mid-Chip Solder Balling

Prepared by Qian Ouyang. March 2, 2013

PCB Supplier of the Best Quality, Lowest Price and Reliable Lead Time. Low Cost Prototype Standard Prototype & Production Stencil PCB Design

M series. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.

SMT Troubleshooting. Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide

Engineering Manual LOCTITE GC 10 T3 Solder Paste

TECHNICAL INFORMATION

no-clean and halide free INTERFLUX Electronics N.V.

Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads

DESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF PASSIVE COMPONENTS

GSP. TOYOTA s recommended solder paste for automotive electronics. Product information. LEAD FREE solder paste.

Investigating the Component Assembly Process Requirements

PRODUCT PROFILE ELECTROLOY NO CLEAN LEAD FREE PASTE

QUALITY SEMICONDUCTOR, INC.

!"#$%&'()'*"+,+$&#' ' '

SOLDER PASTE PRINTING (DVD-34C) v.2

FLIP CHIP LED SOLDER ASSEMBLY

Grypper GrypperG40 GrypperG80

HOTBAR REFLOW SOLDERING

Assembly Instructions for SCC1XX0 series

Position Accuracy Machines for Selective Soldering Fine Pitch Components Gerjan Diepstraten Vitronics Soltec B.V. Oosterhout, Netherlands

EVALUATION OF STENCIL TECHNOLOGY FOR MINIATURIZATION

PAGE 1/6 ISSUE Jul SERIES Micro-SPDT PART NUMBER R516 XXX 10X R 516 _ 1 0 _

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.

Assembly Instructions for SCA6x0 and SCA10x0 series

SOLDER PASTE PRINTING DEFECT ANALYSIS AND PREVENTION (DVD-35C)

Stencil Design Considerations to Improve Drop Test Performance

Printing and Assembly Challenges for QFN Devices

NPL Report MATC(A)18 The Effect of Solder Alloy, Metal Particle Size and Substrate Resist on Fine Pitch Stencil Printing Performance

Flip Chip Installation using AT-GDP Rework Station

Print Performance Studies Comparing Electroform and Laser-Cut Stencils

mcube WLCSP Application Note

Murata Silicon Capacitors WBSC / WTSC / WXSC 250 µm / WLSC 100 µm Assembly by Wirebonding. Table of Contents

Applications of Solder Fortification with Preforms

TN016. PCB Design Guidelines for 5x5 DFN Sensors. Introduction. Package Marking

Fill the Void IV: Elimination of Inter-Via Voiding

PAGE 1/6 ISSUE SERIES Micro-SPDT PART NUMBER R516 XXX 10X. (All dimensions are in mm [inches]) R 516 _ 1 0 _

!"#$%&'()'*"+,+$&#' ' '

Stencil Technology. Agenda: Laser Technology Stencil Materials Processes Post Process

Optimization of Stencil Apertures to Compensate for Scooping During Printing.

Transistor Installation Instructions

FILL THE VOID III. Tony Lentz FCT Assembly Greeley, CO, USA

WB/WT/WXSC 250µm/WLSC100µm - Assembly by Wirebonding

Introduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates

PLASMA STENCIL TREATMENTS: A STATISTICAL EVALUATION

HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY?

IMPROVED SMT AND BLR OF 0.35MM PITCH WAFER LEVEL PACKAGES

RESERVOIR PRINTING IN DEEP CAVITIES

Module No. # 07 Lecture No. # 35 Vapour phase soldering BGA soldering and De-soldering Repair SMT failures

Soldering Module Packages Having Large Asymmetric Pads

Assembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s

B. Flip-Chip Technology

BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES

What the Designer needs to know

MICROBUMP CREATION SYSTEM FOR ADVANCED PACKAGING APPLICATIONS

Contact Material Division Business Unit Assembly Materials

Figure 1. Laser-machined stencil (unpolished) showing vertical walls of opening, which tend to be rough.

Flip Chips. FA10-200x200 FA10-400x400 FA10-600x x 200 mils 400 x 400 mils

WLP User's Guide. CMOS IC Application Note. Rev.1.0_03. ABLIC Inc., 2014

Initial release of document

Solder Bumping Via Paste Reflow For Area Array Packages

& Anti-pillow. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.

The SMART Group PPM Monitoring Launch Seminar. Bob Willis SMART Group Technical Director

AN-5067 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages

BGA (Ball Grid Array)

alpha Stencils Ultra-high precision stencils for semi conductor manufacturing ALPHA Flux WLCSP Flux deposition stencils

VERSAPRINT 2 The next generation

SWTW 2000, June Assessing Pad Damage and Bond Integrity for Fine Pitch Probing

BREAKING THROUGH FLUX RESIDUES TO PROVIDE RELIABLE PROBING ON PCBAS- CONSISTENT CONNECTIONS ACROSS DIFFERENT NO-CLEAN SOLDERS, FLUXES AND LAND DESIGNS

The Problems. Spheretek Wafer Bumping The Low Cost and Reliable Solution to Production Wafer Packaging

Study on Solder Joint Reliability of Fine Pitch CSP

WLCSP and FlipChip Production Bumping Using Electroless Ni/Au Plating And Wafer Level Solder Sphere Transfer Technologies

AND8081/D. Flip Chip CSP Packages APPLICATION NOTE

mcube LGA Package Application Note

OPTIMIZING THE PRINT PROCESS FOR MIXED TECHNOLOGY

TECHNICAL SPECIFICATION 2D INSPECTION Description

A review of the challenges and development of. the electronics industry

APPLICATION NOTE SMT Assembly/Rework Guidelines for MCM-L Packages

MEASURING TINY SOLDER DEPOSITS WITH ACCURACY AND REPEATABILITY

Selecting Stencil Technologies to Optimize Print Performance

ADVANCED HAND SOLDERING TECHNIQUES TRAINING CERTIFICATION TEST (DVD-111C) v.1

SMART GROUP STANDARD. Control of Solder Paste used in Electronic Assembly Process. SMART Group. 2 Normative References

Pressure Sensor Surface Mount (SMT) Guidelines

LEAD FREE SOLDERING ON CONTACT PADS

TN008. PCB Design Guidelines for 2x2 LGA Sensors. Introduction. 2x2 LGA Package Marking

Major Fabrication Steps in MOS Process Flow

So You Want to Print to and Below.6 AAR? Jim Price Western Regional Sales Manager

Transcription:

Bumping of Silicon Wafers using Enclosed Printhead By James H. Adriance Universal Instruments Corp. SMT Laboratory By Mark A. Whitmore DEK Screen Printers Advanced Technologies Introduction The technology of attaching Silicon die to substrates by the use of solder bumps is expected to grow substantially in the coming years. One major process step within this technology is bumping of the Silicon wafers. A variety of different techniques are currently used to bump wafers including electro-plating, evaporation, pre-form ball placement and solder paste printing to form bumps. Deposition of solder paste by metal mask stenciling is one of the most promising cost effective processes that has been researched by a number of companies during the past few years. This process is based on a technique of "over printing" solder paste onto wafers with the use of a metal mask stencil. The term "over printing" is used because the solder paste deposits that are printed onto the wafer are always larger than the attachment pads. The primary advantage of this wafer bumping process is that it does not require a sacrificial masking process for each wafer. Eliminating the masking process reduces the number of steps in the process as well as the cost of the process. The only consumable material cost in the process is a stencil for each wafer design, solder paste and deionized water for flux residue removal. The major steps in this wafer bumping process consist of stenciling the solder paste directly onto the wafer, inspection of the solder paste, mass reflow of the solder paste, and post soldering flux residue removal with deionized water. Some lower cost wet chemistry based under bump metallization processes are currently being used with this bumping technique. Discussion Most metal mask stencil printing research for bumping of Silicon wafers has been based on the use of traditional squeegees where as the thrust of this research is to investigate the use of a new printing technique based on pressurization of the print head. The process called DirEKt Imaging uses the print head called ProFlow from DEK. A direct comparison was made using traditional squeegees and the ProFlow unit. Wafers were bumped using both techniques where stencil apertures were not wetted with solder paste. A second run was made where stencil apertures were wetted with solder paste. The measured responses from the experiment were bump height and yield. We compared bump height to the targeted bump height, and bump height repeatability within the die as well as across the entire wafer.

Test Wafer & Bump Height Target The wafers used for this research were supplied by Delphi Delco Electronics Systems with a wafer diameter of 1mm and a thickness of.6mm. The passivation layer on the test wafers was Silicon Nitride. Each wafer contained 344 die with a single perimeter pattern of 68 bumps on a 1 mil (4 micron) pitch. Each wafer contained 22,16 bumps. Photo #1 shows the die used for the experimentation. Photo #1 The under bump metalization is Nickel\Copper on an attachment pad 6. mils (2.4 micron) in diameter. The target for bump height was. mils (127 micron). A solder bump. mils (127 micron) tall on a 6. mil (2.4 micron) diameter attachment pad produces a bump diameter of approximately 6.8 mils (172.7 micron). The solder volume needed to produce this bump is 136.14 cubic mils. The distance between the bumps is 3.2 mils (81 micron) when a. mil (127 micron) tall bump is achieved. Photo #2 shows the round fiducial and rectangle box used for wafer to stencil alignment features. Photo #2

Solder Paste The solder paste used for the research was a water soluble based product. The paste contained 9% solids with a type V powder size. The alloy was a standard Sn63 Pb37. The Viscosity range for the product was approximately 8KCPS to 9KCPS. Stencil The stencil used for the research was laser cut from stainless steel. The mask thickness was 3. mils (7 micron). An oval stencil aperture of 6. mils ( micron) wide by 19. mils (47 micron) long was used for all testing. This produced an aperture to aperture spacing of 4. mils (1 micron). All but the eight corner apertures were centered over the attachment pads. The eight corner apertures were moved out by approximately 2. mils (.8 micron) to provide adequate spacing between the ends of the inside corner apertures. The wafer was rotated 4 degrees to provide an equal angle of attack for the squeegee relative to the stencil apertures. Photo #3 shows the stencil apertures used for the wafer bumping. Photo #3 Solder Paste Reflow All wafers were reflowed in a full forced convection oven. The reflow atmosphere was Nitrogen with an oxygen content of less than 7 ppm. Figure #1 shows the thermal profile used to reflow all wafers.

Figure #1 Wafer Handling All wafers were solder paste printed using a pallet designed with a recessed pocket that held the wafer flush with the top of the pallet. The pallet was manufactured from a machinable composite material. Vacuum was also applied to the recessed pocket to keep the wafer from sticking to the bottom of the stencil after completion of the print cycle. A flat was also machined into the pocket to provide rough alignment of the wafer relative to the pallet. Photo #4 shows a photo of the pallet used for the experimentation. Photo #4

Post Solder Wafer Cleaning All of the wafers bumped during the experimentation were post solder cleaned with deionized water to remove flux residue. The cleaning process consisted of placing the wafers in hot (C) deionized water with agitation for 1 minutes, followed by a room temperature rinse in DI water. The wafers were then dried by applying pressurized Nitrogen onto each wafer after which the wafers were baked at 1C for one hour. Results The main responses monitored in the experiment was bumping yield, bump height deviation (across the wafer and within a die) and bump height relative to the target bump height of. mils (127 micron). The objective of the experiment was to bump five wafers using stencil apertures that were clean (not previously wetted with solder paste) and stencil apertures that were wetted with solder paste. Both the traditional squeegee process and ProFlow process were conducted. Each five wafer process produced over 11, bumps for the sample size. Earlier research was done to optimize solder paste formulation, stencil design, wafer pallet design, solder paste reflow and post solder wafer cleaning. Print speed, squeegee pressure and print gap were the main variables investigated for the squeegee process. Solder paste pressure, print speed and print gap were the main variables investigated for the ProFlow process. Visual inspection was used to determine if the print deposit quality was acceptable from a bumping yield stand point. Photo # shows high quality printed solder paste deposits that produced high bumping yields. Photo # All solder paste deposits must be correctly positioned over the attachment pads with no wet solder paste bridging to obtain high bumping yields. Photo #6 shows

at higher magnification the type of solder paste print quality needed to obtain high bumping yields. Photo #6 A full factorial experiment using three screen printer variables were tested at three levels to determine the optimum settings for each bumping process. Solder volume quantity and repeatability was verified after solder paste reflow. All test wafers were fully measured using a Wyko bump measurement system. Bump height and bumping yield were the two main responses measured by the system. No bump height data or bumping yield data was collected from the squeegee process on the wetted stencil aperture experiment. Acceptable solder paste print deposits could not be achieved from this process. Photo #7 shows the heavy solder paste bridging that was produced after a few prints were made without cleaning the stencil apertures. Photo #7

Table #1 shows the bumping yield that was achieved for all wafers bumped in the experiment. The table contains two main bumping defects, missing bumps and bridged bumps. Table #1 Missing Missing ppm Bridged Pairs Bridged ppm Missing & Bridged Missing & Bridged ppm SQCS#1 1 4 1 4 2 91 SQCS#2 SQCS#3 2 91 2 91 SQCS#4 1 4 1 4 SQCS# 1 4 1 4 Total 1 Avg. ppm 9 Avg. ppm 4 6 Average ppm PFWS#1 PFWS#2 PFWS#3 PFWS#4 1 1 4 PFWS# Total 1 Avg. ppm 9 Avg. ppm 1 Average ppm 9 PFCS#1 1 4 1 4 PFCS#2 1 4 1 4 PFCS#3 PFCS#4 1 4 1 4 PFCS# 2 91 2 91 Total 3 Avg. ppm 27 2 Avg. ppm 18 Average ppm 4 SQCS# = Squeegee process bumped from clean stencil apertures. PFWS# = ProFlow process bumped from wetted stencil apertures. PFCS# = ProFlow process bumped from clean stencil apertures. Table #1 shows that all three bumping processes produced acceptable bumping results. Bridged bumps produced slightly more defects than missing bumps based upon the entire data set. Missing bumps are generally produced by clogged or semi-clogged stencil apertures that produce low or no solder paste deposit. Mis-aligned solder paste deposits may not wet the attachment pad producing a missing bump. Solder paste wetting or solderability of the attachment pad can also produce missing bumps. Bridged bumps are generally caused by poor solder paste print definition. Any solder paste deposits that touch prior to solder paste reflow will have a high probability for bridging. Gross mis-alignment of solder paste deposits relative to the attachment pads can also contribute to bridging of the bumps. Bump height distribution across the wafer and more importantly within each individual die is critical to successful die attachment. Large bump height deviations will increase the chance of open solder joints or solder bridges during the die attachment process. Table #2 shows the bump height average and standard deviation for each wafer. All bumps from each wafer are included in the

data set. The table also shows the average bump height and average standard deviation for the five wafers bumped by each process. Table #2 Average Bump Height Standard Deviation SQCS#1 131um 2.7um SQCS#2 13um 2.4um SQCS#3 13um 2.4um SQCS#4 13um 2.4um SQCS# 131um 2.7um Average 13.um 2.um PFWS#1 122um 4.um PFWS#2 12um 3.8um PFWS#3 12um 3.9um PFWS#4 119um 4.2um PFWS# 118um 4.3um Average 12um 4.um PFCS#1 12um 3.um PFCS#2 12um 3.um PFCS#3 121um 3.4um PFCS#4 122um 4.um PFCS# 121um 3.um Average 121um 3.6um Table #2 shows that the squeegee process produced bumps that averaged 3.um over the target height of 127um. The process produced an average standard deviation of 2.um. The average solder volume produced based on the average height of 13um is 142. cubic mils of solder. The target height of 127um should produce a solder bump volume of 136.1 cubic mils. The squeegee process produced a solder volume that averaged 4.% larger than the target. The ProFlow process using clean stencil apertures produced bumps that averaged 6.um under the target height of 127um. The average standard deviation was higher than the squeegee process at 3.6um. An average bump height of 121um produced a solder volume of 123.9 cubic mils. This solder volume is 8.9% less than the targeted solder volume of 136.1 cubic mils. The ProFlow process that used wetted stencil apertures averaged 1.um less than the ProFlow clean stencil aperture process. The five wafer average of 12um is 7.um below the target bump height of 127um. As expected the standard deviation from the wetted stencil aperture process increased to 4.um relative to the clean stencil aperture process. The ProFlow wetted stencil aperture process produced an average solder volume of 122. cubic mils which is 1.4% below the targeted solder volume of 136.1 cubic mils. Figures #2 to figure #6 show the bump height range by die for each of the five wafers that were bumped using the squeegee process.

Figure #2 Squeegee Clean Aperture #1 16 14 12 1 8 6 4 2 1 2 3 3 Figure #3 Squeegee Clean Aperture #2 2 18 16 14 12 1 8 6 4 2 1 2 3 3 Figure #4 Squeegee Clean Aperture #3 18 16 14 12 1 8 6 4 2 1 2 3 3

Figure # Squeegee Clean Aperture #4 2 1 1 2 3 3 Figure #6 Squeegee Clean Aperture # 3 3 2 1 1 2 3 3 Figures #2 to figure #6 show that the bump height range within a die for all five wafers averaged 1.3um. All die from the five wafers (172 die) with the exception of one die had a bump height range less than 2um. Figures #7 to figure #11 show the bump height range by die for each of the five wafers that were bumped using the ProFlow wetted stencil aperture process.

Figure #7 ProFlow Wetted Aperture #1 6 4 3 2 1 1 2 3 3 Figure #8 ProFlow Wetted Aperture #2 4 3 3 2 1 1 2 3 3 Figure #9 ProFlow Wetted Aperture #3 4 4 3 3 2 1 1 2 3 3

Figure #1 ProFlow Wetted Aperture #4 4 3 3 2 1 1 2 3 3 Figure #11 ProFlow Wetted Aperture # 4 4 Bump Height Range in Micron 3 3 2 1 1 2 3 3 Figures #7 to figure #11 show that the bump height range within a die for all five wafers averaged 17.4um. A number of die contained bump height ranges over um. Figures #12 to figure #16 show the bump height range by die for each of the five wafers that were bumped using ProFlow with the clean stencil aperture process.

Figure #12 ProFlow Clean Aperture #1 in Microns 2 1 1 2 3 3 Figure #13 ProFlow Clean Aperture #2 2 18 16 14 12 1 8 6 4 2 1 2 3 3 Figure #14 ProwFlow Clean Aperture #3 in Microns 2 1 1 2 3 3

Figure # ProFlow Clean Aperture #4 Bump Height Range By Die in Microns 2 1 1 2 3 3 Figure #16 ProFlow Clean Aperture # in Microns 2 1 1 2 3 3 Figures #12 to figure #16 show that the bump height range within a die for all five wafers averaged 12.um. All die fell within a maximum deviation of um. All die (172) but one contained a bump height range of 2um or less. Conclusions Stencil printing of wafers with ProFlow and traditional squeegees is a low cost and effective method of bumping wafers. The main advantages of the ProFlow process is the ability to bump wafers without cleaning of the stencil between prints. This type of process is much more conducive to high volume wafer bumping. The only short coming to this process is the higher bump height deviation that is produced from the wetted stencil aperture process. ProFlow also provides a cleaner and less hands on type of process. Clean stencil aperture processing by both ProFlow and squeegees produces less bump height deviation. All three processes produce acceptable bumping yields. It should be noted that the use of ProFlow for wafer bumping is new and improved results can be expected with further research.