Push-Pull Class-E Power Amplifier with a Simple Load Network Using an Impedance Matched Transformer

Similar documents
Design of High PAE Class-E Power Amplifier For Wireless Power Transmission

EECS-730 High-Power Inverted Doherty Power Amplifier for Broadband Application

Design and simulation of Parallel circuit class E Power amplifier

1 GHz Current Mode Class-D Power Amplifier in Hybrid Technology Using GaN HEMTs

High Efficiency Classes of RF Amplifiers

ANALYSIS OF BROADBAND GAN SWITCH MODE CLASS-E POWER AMPLIFIER

In modern wireless. A High-Efficiency Transmission-Line GaN HEMT Class E Power Amplifier CLASS E AMPLIFIER. design of a Class E wireless

Switching Behavior of Class-E Power Amplifier and Its Operation Above Maximum Frequency

A New Topology of Load Network for Class F RF Power Amplifiers

Modelling of Closed Loop Class E Inverter Based Induction Heater

High-efficiency class E/F 3 power amplifiers with extended maximum operating frequency

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

K-BAND HARMONIC DIELECTRIC RESONATOR OS- CILLATOR USING PARALLEL FEEDBACK STRUC- TURE

A COMPACT DUAL-BAND POWER DIVIDER USING PLANAR ARTIFICIAL TRANSMISSION LINES FOR GSM/DCS APPLICATIONS

A Highly Efficient Broadband Class-E Power Amplifier with Nonlinear Shunt Capacitance

A 2 4 GHz Octave Bandwidth GaN HEMT Power Amplifier with High Efficiency

High Power Two- Stage Class-AB/J Power Amplifier with High Gain and

DESIGN OF AN S-BAND TWO-WAY INVERTED ASYM- METRICAL DOHERTY POWER AMPLIFIER FOR LONG TERM EVOLUTION APPLICATIONS

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

Progress In Electromagnetics Research C, Vol. 19, , 2011

A 2.5 W LDMOS MICROWAVE TOTEM-POLE PUSH- PULL RF POWER AMPLIFIER

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

Class E and Class D -1 GaN HEMT Switched-Mode Power Amplifiers

CLASS E zero-voltage-switching (ZVS) resonant power

A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling

A linearized amplifier using self-mixing feedback technique

High Power Wideband AlGaN/GaN HEMT Feedback. Amplifier Module with Drain and Feedback Loop. Inductances

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

A low noise amplifier with improved linearity and high gain

A 1-W GaAs Class-E Power Amplifier with an FBAR Filter Embedded in the Output Network

High Intercept Low Noise Amplifier for 1.9 GHz PCS and 2.1 GHz W-CDMA Applications using the ATF Enhancement Mode PHEMT

Optimum Mode Operation and Implementation of Class E Resonant Inverter for Wireless Power Transfer Application

POSTECH Activities on CMOS based Linear Power Amplifiers

Post-Linearization of Differential CMOS Low Noise Amplifier Using Cross-Coupled FETs

Design technique of broadband CMOS LNA for DC 11 GHz SDR

egan FETs Enable Low Power High Frequency Wireless Energy Converters M. A. de Rooij & J. T. Strydom Efficient Power Conversion

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer

Expansion of class-j power amplifiers into inverse mode operation

Development of Broadband Class E Power Amplifier for WBAN Applications

Noise Reduction in Transistor Oscillators: Part 3 Noise Shifting Techniques. cross-coupled. over other topolo-

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

Simulations of High Linearity and High Efficiency of Class B Power Amplifiers in GaN HEMT Technology

HIGHLY efficient power amplifiers (PAs) are an essential

RECENTLY, RF equipment is required to operate seamlessly

An RF-input outphasing power amplifier with RF signal decomposition network

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

6-18 GHz MMIC Drive and Power Amplifiers

Design of Broadband Three-way Sequential Power Amplifiers

WIRELESS power transfer (WPT) by means of electromagnetic

Application Note MHz, Class D Push-Pull, 1.7KW RF Generator with Microsemi DRF1300 Power MOSFET Hybrid

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Downloaded from edlib.asdf.res.in

Quiz2: Mixer and VCO Design

WITH advancements in submicrometer CMOS technology,

ATF High Intercept Low Noise Amplifier for the MHz PCS Band using the Enhancement Mode PHEMT

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

2-6 GHz GaN HEMT Power Amplifier MMIC with Bridged-T All-Pass Filters and Output-Reactance- Compensation Shorted Stubs

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Application Note 1285

Application Note 5057

High-Selectivity UWB Filters with Adjustable Transmission Zeros

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

Microstrip even-mode half-wavelength SIR based I-band interdigital bandpass filter

TUNED AMPLIFIERS 5.1 Introduction: Coil Losses:

i. At the start-up of oscillation there is an excess negative resistance (-R)

White Paper. A High Performance, GHz MMIC Frequency Multiplier with Low Input Drive Power and High Output Power. I.

2x2 QUASI-OPTICAL POWER COMBINER ARRAY AT 20 GHz

Class E/F Amplifiers

LINEARIZED CMOS HIGH EFFECIENCY CLASS-E RF POWER AMPLIFIER

Reduced Current Class AB Radio Receiver Stages Using Novel Superlinear Transistors with Parallel NMOS and PMOS Transistors at One GHz

Chapter 2. The Fundamentals of Electronics: A Review

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

AN INTEGRATED ULTRASOUND TRANSDUCER DRIVER FOR HIFU APPLICATIONS. Wai Wong, Carlos Christoffersen, Samuel Pichardo, Laura Curiel

C H A P T E R 5. Amplifier Design

Streamlined Design of SiGe Based Power Amplifiers

Code: 9A Answer any FIVE questions All questions carry equal marks *****

Watts W/ C Storage Temperature Range Tstg 65 to +200 C Operating Junction Temperature TJ 200 C. Test Conditions

DESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END

Stand Alone RF Power Capabilities Of The DEIC420 MOSFET Driver IC at 3.6, 7, 10, and 14 MHZ.

L/S-Band 0.18 µm CMOS 6-bit Digital Phase Shifter Design

High Frequency VCO Design and Schematics

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

S-band 600 W and X-band 200 W High-Power GaN HEMTs for Radar Transmitters

Design and Measurement of 2.5GHz Driver Amplifier for IEEE e Mobile WiMAX using a Small-Signal Method

CLASS-C POWER AMPLIFIER DESIGN FOR GSM APPLICATION

An Area efficient structure for a Dual band Wilkinson power divider with flexible frequency ratios

Uneven Doherty Amplifier Based on GaN HEMTs Characteristic

A 10:1 UNEQUAL GYSEL POWER DIVIDER USING A CAPACITIVE LOADED TRANSMISSION LINE

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Design and Simulative Analysis of Chebyshev Band Pass Filter For LMDS Band

High Efficiency Class-F MMIC Power Amplifiers at Ku-Band

High Gain Low Noise Amplifier Design Using Active Feedback

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT III TUNED AMPLIFIERS PART A (2 Marks)

RECENT MOBILE handsets for code-division multiple-access

BLUETOOTH devices operate in the MHz

A CMOS Stacked-FET Power Amplifier Using PMOS Linearizer with Improved AM-PM

SIMULATION COMPARISON OF CLASS D/ CLASS E INVERTER FED INDUCTION HEATING

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

A Doherty Power Amplifier with Extended Efficiency and Bandwidth

Complex Impedance-Transformation Out-of-Phase Power Divider with High Power-Handling Capability

Transcription:

Proceedings of the International Conference on Electrical, Electronics, Computer Engineering and their Applications, Kuala Lumpur, Malaysia, 214 Push-Pull Class-E Power Amplifier with a Simple Load Network Using an Impedance Matched Transformer Jinhee Kwon, Hwiseob Lee, Wooseok Lee, Mincheol Seo, and Youngoo Yang School of Information and Communication Engineering, Sungkyunkwan University Suwon, 44-746, Republic of Korea yang9@skku.edu ABSTRACT This paper presents a push-pull class-e power amplifier based on a simple load network using the impedance matched transformer. The proposed load network consists of an impedance matched transformer and series LC filter. The transformer which is made of a ferrite core and an enamelcoated wire was used to match to the optimal load impedance as well as to convert a balanced output signal to a single-ended signal. The proposed power amplifier achieved low second harmonic distortion with push-pull structure and low third harmonic using LC filter, which includes a shunt capacitor. The designed and implemented power amplifier showed an efficiency of 83.8% at an output power of 37.4 dbm using 6.78 MHz input signal. At the same output power level, the second and third harmonic distortions are -43.58 dbc and -4.52 dbc, repectively. KEYWORDS Class-E power amplifier, switching amplifier, transformer, push-pull amplifier, harmonic distortion 1 INTRODUCTION Since the power amplifiers (PAs) dissipate significant power in the transmitter, the PAs have been designed for higher efficiency [1], [2]. The switching mode amplifiers, such as class E and D, can theoretically deliver 1% efficiency by removing non-zero drain voltage while they have non-zero current. Due to high efficiency and simple design procedure, the class-e PA has been widely used in many applications [3]-[7]. However, when the Z1 + I1 V1 - N1 Figure 1. Equivalent circuit of an ideal transformer. transistor acts as a switch, it generates undesirable harmonic distortion. Many studies have been done on push-pull structure to reduce harmonic distortion. Pushpull structure is capable of providing lower even harmonics although more components are needed [8]-[1]. In this paper, a push-pull class-e PA with a simple load network is proposed using an impedance matched transformer. The transformer is built by winding enamel-coated wires around a ferrite core. It works as an impedance transformer as well as a balun. In addition, by applying dc supply voltage through the center tap in the primary coil, RF chokes can be eliminated. Series LC circuit between transistor outputs is deployed not only for filtering out the third harmonic signal but also for a shunt capacitor at the fundamental frequency. The proposed push-pull class-e PA was designed and implemented using a MOSFET. The experimental results of the proposed PA were compared to those from the previous works. N2 2 IMPEDANCE MATCHED TRANSFORMER I2 Z2 + V2 - ISBN: 978-1-941968-2-4 214 SDIWC 21

Phase difference ( ) Proceedings of the International Conference on Electrical, Electronics, Computer Engineering and their Applications, Kuala Lumpur, Malaysia, 214 Figure 1 shows an equivalent circuit of an ideal transformer. The voltage and current of an ideal transformer is directly related to the ratio of the winding turns as follows. V V ( N / N ), (1) 2 1 2 1 I2 I1 ( N1 / N2). (2) Since Z 2 = V 2 /I 2 and Z 1 = V 1 /I 1, the impedance ratio can be expressed using the turn ratio of a transformer. Z 1 N 1. (3) Z2 N2 To match the impedance from 5 Ω to the optimum load impedance using the transformer without other matching circuits, the turn ratio of 2:3 was chosen in this work. Due to the frequency-dependent permeability of the ferrite core, an insertion loss becomes unacceptable at high frequency. To keep a low insertion loss at 6.78 MHz, a ferrite having high permeability of 1,5 was selected. Inductances of the coils in the transformer are also determined by a permeability of the ferrite core and the number of turns. To get an optimal load reactance which is affected by the inductances of the coils, the number of turns was adjusted. To realize a turn ratio of 2:3, two transformers were implemented and compared. One has 4 primary turns and 6 secondary turns, while the other has 6 primary turns and 9 secondary turns. The measured frequency characteristics of the implemented transformers are shown in Figure 2. Both transformers show low insertion losses of about.3 db, magnitude differences of less than.2 db and phase differences of within ±.2 from 18. Figure 3 shows the measured impedances looking into the implemented transformers and the extracted optimum load impedance. From the load-pull simulation, the optimum extracted load impedance is 22 + j*23 Ω for the best efficiency. When the number of turns are 6 and 9, the input impedance of the transformer with 5 load is 22.3 + j*24.9 Ω which is very close to th e 2 1j -1j Insertion loss (db) Magnitude difference (db) -5-1 -15-2 6 4 2-2 -.34 db (4:6) -.32 db (6:9) 1 1 1 18.17 (4:6) 179.96 (6:9) Frequency (MHz) (a).2 db (4:6).1 db (6:9) 1 1 1 Frequency (MHz) (b) 5j Figure 2. Measured performances of the implemented transformers according to the frequency: (a) insertion losses and (b) magnitude and phase differences 25j Fund 2.5 + j*14 Fund 22.3+j*24.9 Optimum load impedance 22 + j*23 1 25 5 1 25 19 18 17 16 15 Figure 3. Measured impedances looking into the implemented transformers. optimum load impedance. Hence, the 6:9 transformer is selected for the proposed PA. 1j ISBN: 978-1-941968-2-4 214 SDIWC 22-25j -1j

Ids (A) Proceedings of the International Conference on Electrical, Electronics, Computer Engineering and their Applications, Kuala Lumpur, Malaysia, 214 VCC 6.78 MHz OSC VCC Differential current buffer VGS1 VGS2 Vdd Impedance matched transformer Fund: shunt C 3 rd harmonic: short Output Vgs (V) 15 1 5 V GS1 V GS2 9.89 V Figure 4. Schematic diagram of the designed push-pull class-e PA. Fund : shunt C 3 rd harmonic filter Differential current buffer Vdd Output DC block -5 5 1 15 2 25 3 Time (nsec) Figure 6. Measured voltage waveforms at the switching transistors gates. 3 Vds Ids Line: Simulated Scatter: Measured 1.5 Impedance matched transformer Figure 5. A photograph of the implemented push-pull class-e PA Vds (V) 2 1 1..5 3 DESIGN OF THE PROPOSED POWER AMPLIFIER Figure 4 shows an overall schematic diagram of the proposed push-pull class-e PA. The proposed PA is driven by a differential current buffer with a 6.78 MHz square wave. The square wave is generated by an oscillator. The differential buffer makes the single-ended to a differential signal that has a peak voltage of 1 V. A simple load network using the impedance matched transformer is adopted for the proposed push-pull class-e PA. The drain bias voltage, V DD of 8 V, is applied through the center tap of the transformer. By adding an inductor to the shunt capacitor in series, a series resonance at the 3 rd harmonic frequency was realized to suppress the 3 rd. 5 1 15 2 25 3 Time (nsec) Figure 7. Simulated and measured voltage and current waveforms at the drain of the switching transistor. harmonic signal. The LC circuit acts as a shunt capacitor at the fundamental frequency. 4 IMPLEMENTATION AND EXPERIMENTAL RESULTS A photograph of the implemented push-pull class-e PA is shown in Figure 5. The proposed PA was implemented on a FR4 substrate using Infineon s low-cost switching MOSFET of BSZ42DN25NS3. Figure 6 shows the measured voltage waveforms at the switching transistors gates. These input signals with a peak voltage of 9.89V, which are generated by the differential ISBN: 978-1-941968-2-4 214 SDIWC 23

DE (%) Proceedings of the International Conference on Electrical, Electronics, Computer Engineering and their Applications, Kuala Lumpur, Malaysia, 214 45 1 Table 1. Performance comparison to the previous works Pout (dbm) 42 39 36 33 3 Pout DE 5 6 7 8 9 1 11 Drain bias voltage (V) (a) 8 6 4 2 [7] [11] This work Device MOSFET GaN MOSFET Frequency (MHz) 13.56 13.56 6.78 Pout (W) 15.66 1.6 5.5 V DD (V) N/A 2 8 Efficiency (%) 84.6 82 83.8 Harmonics (dbc) N/A N/A 2 nd : -43.58 3 rd : -4.52 Harmonics (dbc) -35-4 -45-5 -55 4th 5 6 7 8 9 1 11 Drain bias voltage (V) (b) Figure 8. Measured performances according to the dc supply voltage: (a) output power and drain efficiency, (b) harmonic distortion. current buffer circuit, are applied to the switching transistors. Figure 7 shows the simulated and measured drain voltage and current waveforms for the drain bias voltage, V DD, of 8V. The measurement results are in good agreement with those obtained from the simulation using ADS. The simulated and measured peak drain voltages are 23.3 V and 22 V, respectively. The measured performances according to the drain bias voltage of from 5 to 11 V are shown in Figure 8. From the measurement results, the implemented PA exhibited output power levels of up to 1 W and efficiencies of from 81.6 to 84.2%. It also showed that the second and third harmonic distortion levels are less than -4 and -4.5 dbc respectively. Table 1 summarizes the measured results of the proposed PA in comparison to the previously published class-e PAs. 5 CONCLUSIONS In this paper, we proposed a push-pull class- E PA based on a simple load network using the impedance matched transformer. The load network employs a transformer which has coils having 6 primary turns and 9 secondary turns for optimal load impedance matching. A 6.78 MHz input signal generated by an oscillator is applied to the differential current buffer which generates differential output voltage. The implemented amplifier exhibited very similar waveforms to the simulated ones. For the dc supply voltage of from 5 V to 11 V, an output power of up to 1 W and a drain efficiency of from 81.6 to 84.2% were achieved. Due to the push-pull structure and resonant third harmonic filter, the PA also showed low harmonic distortion levels. The proposed PA has a very simple structure and good performances compared to the previously published class-e PAs. ACKNOWLEDGEMENT This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIP) (214R1A5A111478). ISBN: 978-1-941968-2-4 214 SDIWC 24

Proceedings of the International Conference on Electrical, Electronics, Computer Engineering and their Applications, Kuala Lumpur, Malaysia, 214 REFERENCES [1] S. Jeon and D. B. Rutledge, A 2.7 kw, 29-MHz class-e/f odd amplifier with a distributed active transformer, in Proc. IEEE MTT-S Int. Symp., June 25, pp. 1927-193. [2] M. Seo, J. Jeon, I. Jung, and Y. Yang, A 13.56 MHz high-efficiency current mode class-d amplifier using a transmission-line transformer and harmonic filter, Asia-Pac. Microw. Conf., 211, pp. 1262-1265. [3] W. Chen, R. A. Chinga, S. Yoshida, J. Lin, C, Chen, and W. Lo, A 25.6 W 13.56 MHz wireless power transfer system with a 94% efficiency GaN class-e power amplifier, in IEEE MTT-S Int. Microw. Symp. Dig., 212, pp. 1-3. [4] J. R. Yang, J. Kim, and Y. J. Park, Class E power amplifiers using high-q inductors for loosely coupled wireless power transfer system, J. Elect. Eng. & Technol., vol. 9, no. 2, pp. 569-575, 214. [5] M. K. Kazimierczuk, V. G. Krizhanovski, J. V. Rassokhina, and D. V. Chernov, Class-E MOSFET tuned power oscillator design procedure, IEEE Trans. Circuit Syst. I, Reg. Papers, vol. 52, no. 6, pp. 1138-1147, June 25. [6] A. Mediano and N. O. Sokal, A class-e RF power amplifier with a flat-top transistor-voltage waveform, IEEE Trans. Power Electron., vol. 28, no. 11, pp. 5215-5221, November 213. [7] P. M. Gaudó, C. Bernal, A. Mediano, Output power capability of class-e amplifiers with nonlinear shunt capacitance, in IEEE MTT-S Int. Microwave Symp. Dig., 24, pp. 891-894. [8] S. C. Wong and C. K. Tse, Design of symmetrical class-e power amplifiers for very low harmoniccontent applications, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 8, pp. 1684-169, August 25. [9] A. T. Mendes, H. J. Aguilar, R. F. Leal, E. A. Gonzalez, and M. R. Ayala, Low-harmonic distortion in single-ended and push-pull class E power amplifier by using slotted microstrip lines, Int. J. Electorn. Commun. (AEÜ), vol. 64, pp. 66-74, 21. [1] F. Y. Chen, J. F. Chen, and R. L. Lin, Lowharmonic push-pull class-e power amplifier with a pair of LC resonant networks, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 3, pp. 579-589, March 27. [11] H. Uchiyama, R. Yamamoto, Y. Ishikawa, and T. Suetsugu, Consideration of Impact of GaN HEMT for class E amplifier, in TENCON 21 21 IEEE Region 1 conference, 21, pp. 178-1783. ISBN: 978-1-941968-2-4 214 SDIWC 25