A High Breakdown Voltage Two Zone Step Doped Lateral Bipolar Transistor on Buried Oxide Thick Step

Similar documents
Review of Power IC Technologies

A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications

Open Access. C.H. Ho 1, F.T. Chien 2, C.N. Liao 1 and Y.T. Tsai*,1

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

A New SiGe Base Lateral PNM Schottky Collector. Bipolar Transistor on SOI for Non Saturating. VLSI Logic Design

Semiconductor Devices

M. Jagadesh Kumar and G. Venkateshwar Reddy Department of Electrical Engineering, Indian Institute of Technology, Hauz Khas, New Delhi , India

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

DEVICE AND TECHNOLOGY SIMULATION OF IGBT ON SOI STRUCTURE

Design of High Performance Lateral Schottky Structures using Technology CAD

Fundamentals of Power Semiconductor Devices

High performance Hetero Gate Schottky Barrier MOSFET

Device Technologies. Yau - 1

An Analytical model of the Bulk-DTMOS transistor

Lecture - 18 Transistors

Solid State Devices- Part- II. Module- IV

Department of Electrical Engineering IIT Madras

Session 3: Solid State Devices. Silicon on Insulator

FUNDAMENTALS OF MODERN VLSI DEVICES

500V Three Phase Inverter ICs Based on a New Dielectric Isolation Technique

Analysis of Tunable BV CEO in Horizontal Current Bipolar Transistor with Floating Field Plates

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS

DURING the past decade, CMOS technology has seen

Comparison of Different Cell Concepts for 1200V- NPT-IGBT's

Design cycle for MEMS

Contents. 1.1 Brief of Power Device Design Current Status of Power Semiconductor Devices Power MOSFETs... 3

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

Power FINFET, a Novel Superjunction Power MOSFET

Chapter 2 : Semiconductor Materials & Devices (II) Feb

n-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON

Reliability of deep submicron MOSFETs

MOSFET short channel effects

International Journal of Scientific & Engineering Research, Volume 6, Issue 2, February-2015 ISSN

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen

Device design methodology to optimize low-frequency Noise in advanced SOI CMOS technology

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007

High Performance Lateral Schottky Collector Bipolar Transistors on SOI for VLSI Applications

THE primary motivation for scaling complementary metal

Section 2.3 Bipolar junction transistors - BJTs

Investigation of a new modified source/drain for diminished self-heating effects in nanoscale MOSFETs using computer simulation

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

Semiconductor Physics and Devices

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

Hybrid Transistor for future Power Integrated Circuits

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Improving the Breakdown Voltage, ON resistance and Gate charge of InGaAs LDMOS Power Transistors

Power MOSFET Zheng Yang (ERF 3017,

6. Field-Effect Transistor

Integrated Circuits: FABRICATION & CHARACTERISTICS - 4. Riju C Issac

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY)

Learning Material Ver 1.1

Power Devices and ICs Chapter 15

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

Simulation Study of Novel Very-Shallow-Trench-Isolation Vertical Bipolar Transistors on PD SOI

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

Chapter 6. Silicon-Germanium Technologies

Analysis and Design of a Low Voltage Si LDMOS Transistor

A novel double RESURF LDMOS and a versatile JFET device used as internal power supply and current detector for SPIC

Alternatives to standard MOSFETs. What problems are we really trying to solve?

INTRODUCTION TO MOS TECHNOLOGY

INTRODUCTION: Basic operating principle of a MOSFET:

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET

NAME: Last First Signature

Device Technology( Part 2 ): CMOS IC Technologies

Enhanced Emitter Transit Time for Heterojunction Bipolar Transistors (HBT)

Solid State Device Fundamentals

PHYSICS OF SEMICONDUCTOR DEVICES

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)

V A ( ) 2 = A. For Vbe = 0.4V: Ic = 7.34 * 10-8 A. For Vbe = 0.5V: Ic = 3.49 * 10-6 A. For Vbe = 0.6V: Ic = 1.

BJT. Bipolar Junction Transistor BJT BJT 11/6/2018. Dr. Satish Chandra, Assistant Professor, P P N College, Kanpur 1

Characterization of SOI MOSFETs by means of charge-pumping

Introduction to semiconductor technology

Analog Performance of Scaled Bulk and SOI MOSFETs

Bipolar Junction Transistor (BJT) Basics- GATE Problems

DC Analysis of InP/GaAsSb DHBT Device Er. Ankit Sharma 1, Dr. Sukhwinder Singh 2

3D SOI elements for System-on-Chip applications

Field-Effect Transistors

Silicon Interposers enable high performance capacitors

6.012 Microelectronic Devices and Circuits

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

T-series and U-series IGBT Modules (600 V)

Lecture 3: Transistors

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

(Refer Slide Time: 01:33)

CAD oriented study of Polyimide interface layer on Silicon substrate for RF applications

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Gallium nitride (GaN)

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

Mechanis m Faliures. Group Leader Jepsy 1)Substrate Biasing 2) Minority Injection. Bob 1)Minority-Carrier Guard Rings

Semiconductor Devices

M?k^iMMIBiiS^^^M^^Ä^^^ÄÄ^I^^^ÄyM»ÄM^SSSäSä^^iB^S^«SI^M^^«^B^^^^^» ANNUAL REPORT. Novel SiC High Power IC

Design of 45 nm Fully Depleted Double Gate SOI MOSFET

AN1509 APPLICATION NOTE A VERY HIGH EFFICIENCY SILICON BIPOLAR TRANSISTOR

Transcription:

A High Breakdown Voltage Two Zone Step Doped Lateral Bipolar Transistor on Buried Oxide Thick Step Sajad A. Loan, S. Qureshi and S. Sundar Kumar Iyer Abstract----A novel two zone step doped (TZSD) lateral bipolar junction transistor (LBJT) on silicon-oninsulator (SOI) with buried oxide thick step (BOTS) is proposed. The concept of linear doping and linear oxide thickness for increasing the breakdown voltage has been replaced by using step in doping and step in oxide thickness. These steps result in the creation of additional electric field peaks in the collector drift region and increases the uniformity of lateral surface electric field and hence the breakdown voltage. Numerical simulations demonstrate that the breakdown voltage of the proposed device is more than 2 % higher than the conventional device Index Terms----Silicon-on-Insulator, Lateral bipolar junction transistor, Breakdown voltage. I. INTRODUCTION The SOI-BiCMOS is emerging as a promising technology for realization of wireless system-on-chip. This technology offers advantages in terms of reduction of parasitic capacitance, high quality isolation and reduction in crosstalk [1]. However, the problem of compatibility lies in the integration of vertical bipolar device with SOI-CMOS [2]. This problem has been reduced by using lateral bipolar device as an alternative to the vertical device. The lateral bipolar junction transistor (LBJT) offers low parasitic capacitance, promises low power consumption and high breakdown voltage. To obtain the large breakdown voltage, the lateral surface electric field distribution along the silicon surface must be uniform [3]. Several ideas have been used to enhance the breakdown voltage of the lateral bipolar devices. These include Reduced Surface Field (RESURF) principle [4], fully depleted collector drift region [5], graded drift region [6], [7], semi insulating polysilicon (SIPOS) passivation layers [8]. The concept of extended box has been used to increase the breakdown voltage of lateral Schottkey transistor [9]. By using linearly varying doping concentration and linearly varying oxide thickness, the lateral surface component of the electric field in the device can be made uniform, and the breakdown voltage can be enhanced. But it is extremely difficult to fabricate a device with linearly varying doping concentration and simultaneously having linearly varying oxide thickness [1-12]. In this paper, numerical simulation of LBJT with two zone step doped (TZSD) drift region on buried oxide thick step (BOTS) has been performed. To increase the breakdown voltage and at the same time retain the ease of fabrication of the device, the linearly varying doping and the linearly varying oxide thickness has been replaced with step profile of both. The two zone step doping and thick step oxide results in increased uniformity in the lateral electric field in the drift region, reduction of base-collector junction electric field by using lower doping concentration near the junction and enhancement of collector breakdown voltage. The simulation results using MEDICI [13] has shown that the proposed device has breakdown voltage of more than 2 % higher than the conventional device, that is, TZSD device without BOTS II. DEVICE STRUCTURE The structures of the conventional and the proposed device are shown in Fig. 1 and Fig. 2 respectively. The n type emitter/collector doping concentration is 5 1 19 cm -3. The drift region consists of two zones N 1 and N 2 of n type doping concentration of n 1 = 3 1 15 cm -3 and n 2 = 5 1 15 cm -3 respectively. The p type substrate and base doping concentration is 5 x 1 13 cm -3 and 5 x 1 16 cm -3 respectively. The oxide is 1.5 μm thick and the thickness of BOTS is varied from 1 μm to 6 μm. E B C N + P P type Substrate Two zone drift region N 2 N + N 1 Buried oxide Fig. 1. Structure of the Conventional (TZSD) device. E B C N + P Two zone drift region N 1 N 2 N + The authors are with the Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur-2816, India, E-mail: (sajad@iitk.ac.in). P type Substrate Buried oxide Fig. 2. Structure of the proposed device. BOTS L BOTS

III. SIMULATION RESULTS Fig. 3 and Fig. 4 show the structures of the conventional and proposed device generated by MEDICI. These figures also show the output characteristics of these devices for various values of base currents. drift region and in thick oxide. The analytical approach deduced in [12] explains the creation of the electric field component due to BOTS and increase in breakdown voltage. Fig. 5. Electric field profil e in proposed and conventional devices. Fig. 3. Output characteristics of conventional device. The potential contours of the conventional and the proposed devices are shown in Fig. 6 and Fig 7 respectively. The crowding of the potential contours along the oxide layer as shown in Fig. 6, results in lowering the breakdown voltage in the conventional device. In the proposed device, BOTS helps in reducing the crowding of the potential contours as shown in Fig. 7. This reduction in crowding of the potential contours in BOTS, makes it possible to apply more voltage to the device before it breaksdown. Fig. 4. Output characteristics of the proposed device. The simulation results have shown that the common emitter breakdown voltage with base open (BV CEO ) is significantly higher for the proposed structure than the conventional device. For the proposed device with BOTS length of 18 μm and thickness of 6 μm, the BV CEO is 29 V. The BV CEO of the conventional device is 124 V. The reason behind this enhancement in breakdown voltage is explained in Fig. 5, which shows that the lateral surface electric field is more uniform in the proposed structure than in the conventional device. The enhanced uniformity in surface electric field is due to the presence of step in doping and step in oxide [1]. These steps result in the generation of additional electric peaks in the collector drift region, which are shown in Fig. 5. These generated peaks pull down the peaks at the edges of the collector drift region. Further, the thick step oxide reduces the peak electric field at n 2 -n + junction by redistributing applied potential in the collecto r Fig. 6. Potential contours in the conventional device. Fig. 7. Potential contours in the proposed device. Fig. 8(a) and Fig. 8(b) show the electric field profiles at top and bottom of the SOI film respectively. The electric field profile in the oxide layer is shown in Fig. 8(c). These figures also show how the location of electric field peaks vary with BOTS length. It is observed in the proposed

device that the BOTS length of 36 um gives maximum breakdown voltage of ~4 V for specific values of doping concentration in different regions and a specific BOTS thickness. The increase in breakdown voltage can be attributed to how the electric field peaks are distributed in the device for different values of BOTS length. Fig. 9 gives the breakdown voltage versus BOTS length characteristics of the proposed device. It is quite obvious from the plot that an optimum length of the BOTS is needed to get the maximum breakdown voltage. From this plot it is clear that for the BOTS length of 25 um to 4 um, the breakdown voltage is more than three times (for = 6 um) and more than two times (for = 4 um) that of the conventional device. 4 Breakdown voltage (V) 3 2 1 = 6 um Conventional device = 4 um (a) 1 2 3 4 5 BOTS Length (um) Fig. 9. Breakdown voltage versus BOTS length. (b) The impact of oxide thickness on breakdown voltage is shown in Fig. 1. It shows that the breakdown voltage first increases with increase in BOTS thickness, then subsequently saturates. This is because thick BOTS helps to sustain high electric field to a value lower than the field causing breakdown in the oxide. Since both horizontal and vertical components of the electric field contribute to the avalanche process, increasing BOTS thickness further does not improve breakdown voltage [9]. The simulation results have shown that for = 6 um and L BOTS = 36 μm, the breakdown voltage of the proposed device is ~4 V and that of the conventional device is 124 V. This shows that the breakdown voltage in the proposed device is enhanced by ~223 %. 4 BOTS length = 32 um Breakdown Voltage (V) 3 2 1 (c) Fig. 8. Electric field profile in the proposed device at (a) top (b) bottom of silicon film (c) inside the oxide layer for different values of L(BOTS). 1 2 3 4 5 6 7 8 Thickness of BOTS (um) Fig. 1. Breakdown voltage versus BOTS thickness.

Fig. 11 shows the effect of substrate doping on the 4 breakdown voltage. It is observed that there is an optimum Change in n doping concentration which gives the maximum breakdown 2 3 voltage. The effect is explained in Fig. 12, which shows electric field profile at specified values of substrate doping. At high substrate doping concentration, the electric field 2 builds up at the n 2 -n + junction. This electric field peak breaksdown the device at low voltage. At low substrate doping, the electric field builds up at the collector base 1 Change in n 1 for n 2 = 5 x 1 15 cm -3 junction, and ultimately breakdown occurs due to this electric field peak. 1 14 1 15 1 16 1 17 Breakdown Voltage (V) for n 1 = 3 x 1 15 cm -3 Doping concentration in N 1 and N 2 (cm -3 ) (V) 4 = 6 um L BOTS = 32 um Fig. 13. Breakdown voltage versus drift doping concentration in N 1 and N 2. ge Breakdown Volta 3 Proposed device 2 Conventional device 1 1 14 1 15 1 16 1 17 Doping concentration in substrate (cm -3 ) The electric field profile at specified values of doping concentration in two zones N 1 and N 2 is shown in Fig 14. For n 1 = 3 x 1 16 cm -3, the electric field at collectorbase junction is high and results in breaking down the device at 4 V. Similarly, at the doping concentration of n 2 = 7 x 1 16 cm -3, the electric field peak shifts to n 2 -n + junction and hence breaksdown the device at 18 V. The electric field profile is more uniform for optimum values of n 1 = n 2 = 6 x 1 15 cm -3. Fig. 11. Breakdown voltage versus substrate doping concentration. Fig. 14. Electric field profile at specified values of drift doping concentration in the proposed device. Fig. 12. Electric field profile at specified values of substrate doping concentration. Fig. 13 shows the effect of varying doping concentration in the two zones of drift region on breakdown voltage. It is clear that there are optimum values of drift region doping concentration in the two zones, which gives maximum breakdown voltage. The optimum drift region doping concentration in N 1 and N 2 is about 6 x 1 15 cm -3. The thermal analysis of the proposed and the conventional structures has been performed for a base current of I b = 1 x 1-6 A/μm, L BOTS = 32 μm and = 4 μm, as shown in Fig. 15. The peak temperature of the conventional device at its breakdown voltage of 12 V is 36.46 K. In the proposed device it rises to 335.76 K, when operated at its breakdown voltage of 29 V. The reason behind this temperature enhancement is the presence of thick oxide under collector and operation at high voltage. However, as the breakdown voltage does not increase continuously with increase in oxide thickness, temperature

of the device can be kept in safe region by choosing optimum oxide thickness. Fig. 15. Temperature profile of the proposed and conventional devices. VI. CONCLUSION Numerical simulation of a novel lateral bipolar junction transistor on SOI has been performed. The novelty in the device is the combination of two zone step doping with the thick step oxide. It is known that the linearly varying drift doping and linearly varying oxide thickness results in maximum breakdown voltage. However, it is very difficult to fabricate such a device. In this paper a device with high breakdown voltage and relatively easy to fabricate has been proposed. The BV CEO has been maximized by choosing appropriate values of and L BOTS. The breakdown voltage has been found to be dependent on substrate doping and drift region doping concentration. In this simulation study a more than 2 % increase in breakdown voltage has been observed. ACKNOWLEDGMENT The authors would like to thank the Ministry of Communication and Information Technology, Govt. of India, New Delhi, for their support, which made this work possible. [11] REFERENCES [1] T.H.Ning, Why BiCMOS and SOI BiCMOS IBM Journal of Res & Dev, vol 46, no 2/3, Mar /May22. [2] I-Shun Michael Sun et. al, Lateral High speed Bipolar transistors on SOI for RF SoC applications IEEE Transactions on Electron Decives, vol 52, no.7, July 25. [3] S.D. Roy and M.J. Kumar, Realizing High Voltage Thin Film Lateral Bipolar Transistors on SOI with a Collector Tub Microelectronics International, 22/1, pp 3-9, 25. [4] Y.S.Huang and B.j.Baliga, Extention of resurf principle to dielectrically isolated power devices, Proceedings of the 3 rd International Symposium on Power Semiconductor Devices and ICs. pp. 27-3, April 1991. [5] M. J. Kumar and K. N. Bhat, Collector recombination lifetime from the quasi-saturation analysis of high voltage bipolar transistors, IEEE Trans. on Electron Devices, vol. 37, no. 11, pp. 172-177, 1995. [6] S. Zhang, J. K. O. Sin, T. M. L. Lai, and P. K. KO, Numerical modeling of linear doping profiles for highvoltage think film SOI devices, IEEE Transactions on Electron Devices, vol. 46, no. 5, pp.136-141, 1999. [7] G.J. Cao, M. M. De Soza, and E. M. S. Narayanan, Resurfed Lateral Bipolar Transistor for High-Voltage, High-Frequency Applications. Proceedings of the 12 th International Symposium on Power Semiconductor Devices and ICs. Toulouse, France, pp. 185-187. May 2 [8] D. Jaume, G. Charitat, J. M. Reynes. and P. Rossel, High-Voltage planar devices using filed plate and semiresistive layers, IEEE Tram. on Electron Devices, vol. 38, no. 7, pp.1478-1483, July1991. [9] Kumar M.J and Roy S.D, A New High Breakdown Voltage Lateral Schottkey Collector Bipolar transistor on SOI: Design and Analysis IEEE transactions Electron Device, vol 52, no. 11 Nov. 25. [1] R. Sunkavalli et. al, Step drift doping profile for high voltage DI lateral power devices Proceedings of IEEE International SOI Conference, pp. 139-14, Oct. 1995 25. J.Luo et al, A high performance RF LDMOSFET in thin film SOI technology with step drift profile, Solid State Electronics 47(23) 1937-1941. [12] I.J.Kim, et.al, Breakdown Voltage improvement for thin film SOI Power MOSFET s by a Buried Oxide Step Structures IEEE Electron Device Letters, vol 15, no. 5 May 1994. [13] TMA MEDICI 4.2. Technology Modeling Associates Inc. Palo Alto, US 26