Design cycle for MEMS

Similar documents
EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Device Technology( Part 2 ): CMOS IC Technologies

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

Shorthand Notation for NMOS and PMOS Transistors

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

ECE/CoE 0132: FETs and Gates

Device Technologies. Yau - 1

EE5320: Analog IC Design

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

I E I C since I B is very small

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

MOS Transistor Theory

Improved Inverter: Current-Source Pull-Up. MOS Inverter with Current-Source Pull-Up. What else could be connected between the drain and V DD?

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

INTRODUCTION TO MOS TECHNOLOGY

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

8. Characteristics of Field Effect Transistor (MOSFET)

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

Microelectronics Circuit Analysis and Design

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

EE70 - Intro. Electronics

Chapter 2 : Semiconductor Materials & Devices (II) Feb

ECEN325: Electronics Summer 2018

UNIT 3: FIELD EFFECT TRANSISTORS

MOSFET & IC Basics - GATE Problems (Part - I)

ITT Technical Institute. ET215 Devices 1. Unit 8 Chapter 4, Sections

ENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph

Lecture Integrated circuits era

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

EE301 Electronics I , Fall

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Semiconductor Physics and Devices

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

4.1 Device Structure and Physical Operation

BJT Amplifier. Superposition principle (linear amplifier)

FET(Field Effect Transistor)

Basic Fabrication Steps

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Prof. Paolo Colantonio a.a

FUNDAMENTALS OF MODERN VLSI DEVICES

ECE 340 Lecture 40 : MOSFET I

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

INTRODUCTION: Basic operating principle of a MOSFET:

ECE380 Digital Logic. Logic values as voltage levels

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

(Refer Slide Time: 02:05)

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

MOS Field Effect Transistors

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

Solid State Devices- Part- II. Module- IV

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

Chapter 6: Field-Effect Transistors

Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering

Laboratory #5 BJT Basics and MOSFET Basics

Field Effect Transistors

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Field Effect Transistors (FET s) University of Connecticut 136

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Digital Electronics Part II - Circuits

Field-Effect Transistors

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor

TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

Three Terminal Devices

6. Field-Effect Transistor

Chapter 5: Field Effect Transistors

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

MOS Field-Effect Transistors (MOSFETs)

GBN GOVT.POLYTECHNIC NILOKHERI BASICS OF ELECTRONICS PREPARED BY VISITING FACULTIES

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

Student Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

Unit III FET and its Applications. 2 Marks Questions and Answers

Field Effect Transistors

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

An introduction to Depletion-mode MOSFETs By Linden Harrison

DIGITAL VLSI LAB ASSIGNMENT 1

Field Effect Transistors (npn)

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

Lecture - 18 Transistors

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

MOS IC Amplifiers. Token Ring LAN JSSC 12/89

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

PESIT Bangalore South Campus

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

Digital Integrated CircuitDesign

Transcription:

Design cycle for MEMS

Design cycle for ICs

IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system

The Real Estate of a Wafer

MOS Transistor A transistor is a three-contact, three-part, two-junction device that performs as a switch or an amplifier. Source Emitter Switch analog Gate Base MOS (Metal-Oxide-Semiconductor) Transistor Drain Collector Amplifier analog MOSFET (MOS field-effect) transistor - nmos (n-channel MOS) transistor - pmos (p-channel MOS) transistor - CMOS (Complementary MOS) transistor

Metal-oxide-semiconductor (MOS) Transistors The whole concept of MOS transistor evolves from the use of a voltage on the gate to induce a charge in the channel between source and drain, which may then be caused to move from source to drain under the electrical field created by voltage V ds applied between drain and source. Fig1-4 shows the device in a non-conducting condition V D =V s =V gs =0 Enhancement mode: - A polysilicon gate is deposited on a layer of insulation over the region between source and drain. - If this gate is connected to a suitable positive voltage with respect to source, then the electric field is established between gate and substrate gives rise to a charge inversion region in the substrate under the gate insulation and a conducting channel is formed between source and drain Depletion mode: - By implanting suitable impurities in the region between the source and drain, the channel is present under the condition V gs =0. - In this mode, source and drain are connected by a conducting channel, but the channel now is closed by applying a suitable negative voltage to the gate. In both modes, variations of the gate voltage allow control of any current flow between source and drain.

Enhancement mode transistor action In order to establish the channel in the first place, a minimum voltage level, called threshold voltage V t, must be established between gate and source. a) V gs > V t, V ds = 0V The channel is established but no current flowing between source and drain (V ds =0) b) V gs > V t, V ds < V gs V t - When V gs V t >V ds > 0, The channel is established and a corresponding IR drop = V ds between the drain and source. - The voltage between gate and channel varying with distance along the channel with maximum of V gs at the source end. - Since V ds < V gs V t, there is still voltage available to invert the channel at the drain end. => The device is in the non-saturated region of operation (current I sd can be still controlled by V gs ). c) V gs > V t, V ds > V gs V t - When V ds >V gs V t, there is insufficient electric field available to give rise to an inversion layer to create the channel. The channel is pinched off. Diffusion current completes the path from source to drain in this case, causing the channel to exhibit a high resistance and behavior as a constant current source. => The device is in the saturated region of operation

Depletion mode transistor action Under the condition V gs =0, the channel is established because of the impurities implant in the region between the source and drain. In this mode, source and drain are connected by a conducting channel, but the channel now is closed by applying a suitable negative voltage to the gate.

Transistor Circuit Symbols

n-channel MOS (nmos) CMOS Complementary MOS (CMOS) p-channel MOS (pmos)

The whole concept of MOS transistor evolves from the use of a voltage on the gate to induce a charge in the channel between source and drain, which may then be caused to move from source to drain under the electrical field created by voltage V ds applied between drain and source. Basic MOS Circuits

The non-saturated region Assume that the device is not saturated (V ds < V gs -V t ) then the average voltage value on the substrate is V ds /2. Effective gate voltage:

The saturated region

Gate Switching Speed