Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Computing Layers

Similar documents
Chapter 3 Digital Logic Structures

Chapter 3 Digital Logic Structures

Chapter 3 Digital Logic Structures

Logic Design (Part 1) Transistors & Gates (Chapter 3)

ECE380 Digital Logic. Logic values as voltage levels

ECE 2300 Digital Logic & Computer Organization

QUIZ. What do these bits represent?

Lecture 2: Digital Logic Basis

ECE/CoE 0132: FETs and Gates

Code No: R Set No. 1

Chapter 3. H/w s/w interface. hardware software Vijaykumar ECE495K Lecture Notes: Chapter 3 1

Shorthand Notation for NMOS and PMOS Transistors

Introduction to Computer Engineering. CS/ECE 252, Spring 2013 Prof. Mark D. Hill Computer Sciences Department University of Wisconsin Madison

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Unit level 4 Credit value 15. Introduction. Learning Outcomes

Practice 6: CMOS Digital Logic

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

CS302 - Digital Logic Design Glossary By

Fan in: The number of inputs of a logic gate can handle.

Lecture 9 Transistors

ICS 151 Final. (Last Name) (First Name)

Solutions. ICS 151 Final. Q1 Q2 Q3 Q4 Total Credit Score. Instructions: Student ID. (Last Name) (First Name) Signature

Layers. Layers. Layers. Transistor Manufacturing COMP375 1

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Digital Electronics (Code: )

Digital Logic Design ELCT 201

Lab Report: Digital Logic

Gates and and Circuits

DIGITAL CIRCUITS AND SYSTEMS ASSIGNMENTS 1 SOLUTIONS

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits

5. (Adapted from 3.25)

7/22/14. Lecture Notes. Chapter 1 Welcome Aboard. Introduction to Computing Systems: From Bits and Gates to C and Beyond 2 nd Edition

CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING UNIVERSITY OF WISCONSIN MADISON

Gates and Circuits 1

Digital Design and System Implementation. Overview of Physical Implementations

Layers. Layers. Layers. Transistor Manufacturing COMP375 1

Lecture 3: Logic circuit. Combinational circuit and sequential circuit

Combinational logic. ! Regular logic: multiplexers, decoders, LUTs and FPGAs. ! Switches, basic logic and truth tables, logic functions

CMOS Circuits CONCORDIA VLSI DESIGN LAB

Classification of Digital Circuits

Introduction (concepts and definitions)

Written exam IE1204/5 Digital Design Friday 13/

In this lecture: Lecture 8: ROM & Programmable Logic Devices

Copyright 2003 The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Slides prepared by Walid A. Najjar & Brian J.

Topic Notes: Digital Logic

Lecture #1. Course Overview

Digital Electronics 8. Multiplexer & Demultiplexer

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA

EXPERIMENT NO 1 TRUTH TABLE (1)

EC 1354-Principles of VLSI Design

Logic Design I (17.341) Fall Lecture Outline

Multiple input gates. The AND gate

IES Digital Mock Test

Lecture 02: Digital Logic Review

Spiral 1 / Unit 8. Transistor Implementations CMOS Logic Gates

CHAPTER 3 NEW SLEEPY- PASS GATE

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

Digital Microelectronic Circuits ( ) CMOS Digital Logic. Lecture 6: Presented by: Adam Teman

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

This Figure here illustrates the operation for a 2-input OR gate for all four possible input combinations.

Engr354: Digital Logic Circuits

6.012 Microelectronic Devices and Circuits

Design of Low power multiplexers using different Logics

EE 280 Introduction to Digital Logic Design

Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates

Electronics. Digital Electronics

Last Time. AND/OR/NOT DeMorgan s Law

CS/EE 181a 2010/11 Lecture 1

Lecture 0: Introduction

EECS150 - Digital Design Lecture 2 - CMOS

A SUBSTRATE BIASED FULL ADDER CIRCUIT

EMT 251 Introduction to IC Design

Dynamic Logic. Domino logic P-E logic NORA logic 2-phase logic Multiple O/P domino logic Cascode logic 11/28/2012 1

Transistor Digital Circuits

6.012 Microelectronic Devices and Circuits

ECE 683 Project Report. Winter Professor Steven Bibyk. Team Members. Saniya Bhome. Mayank Katyal. Daniel King. Gavin Lim.

EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 4: Combinational Logic Circuits. Name: Date:

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N

16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)

Introduction to Computer Engineering EECS 203 dickrp/eecs203/ Grading scheme. Review.

UNIVERSITI MALAYSIA PERLIS

EXPERIMENT 4 CMOS Inverter and Logic Gates

COMBINATIONAL CIRCUIT

JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 6 Credit Hours. Prepared by: Dennis Eimer

Digital Systems Principles and Applications TWELFTH EDITION. 3-3 OR Operation With OR Gates. 3-4 AND Operations with AND gates

ECE 410: VLSI Design Course Lecture Notes (Uyemura textbook)

Topic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection

Subject: Analog and Digital Electronics Code:15CS32

A HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY

Electrical Engineering 40 Introduction to Microelectronic Circuits

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

Digital Electronic Concepts

Logic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1

Chapter 1: Digital logic

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Kenneth R. Laker, University of Pennsylvania, updated 20Jan15

EECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies. Overview of Physical Implementations

EECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies

CS61C : Machine Structures

Transcription:

Chapter 3 Digital Logic Structures Original slides from Gregory Byrd, North Carolina State University Modified by Chris Wilcox, Sanjay Rajopadhye Colorado State University Computing Layers Problems Algorithms Language Instruction Set Architecture Microarchitecture Circuits Devices 2 1

Transistor: Building Block of Computers! Microprocessors contain billions of transistors Intel Pentium 4 (2000): 48 million IBM PowerPC 750FX (2002): 38 million IBM/Apple PowerPC G5 (2003): 58 million Logically, each transistor acts as a switch! Combined to implement logic functions (gates) AND, OR, NOT! Combined to build higher-level structures Adder, multiplexer, decoder, register, memory,! Combined to build processor LC-3 3 Simple Switch Circuit! Switch open: Open circuit, no current Light is off V out is +2.9V! Switch closed: Short circuit across switch, current flows Light is on V out is 0V Switch-based circuits can easily represent two values: on/off, open/closed, voltage/no voltage. 4 2

n-type Transistor! A transistor is an electrically controlled switch! n-type when Gate has positive voltage, short circuit between #1 and #2 (switch closed) when Gate has zero voltage, open circuit between #1 and #2 (switch open) Gate = 1 Gate = 0 Terminal #2 is connected to GND (0V). 5 p-type Transistor! p-type is complementary to n-type when Gate has positive voltage, open circuit between #1 and #2 (switch open) Gate = 1 when Gate has zero voltage, short circuit between #1 and #2 (switch closed) Gate = 0 Terminal #1 is connected to +2.9V. 6 3

Physical Transistor http://en.wikipedia.org/wiki/cmos 7 Logic Gates! Use switch behavior of MOS transistors to implement logical functions: AND, OR, NOT.! Digital symbols: recall that we assign a range of analog voltages to each digital (logic) symbol assignment of voltage ranges depends on electrical properties of transistors being used! typical values for "1": +5V, +3.3V, +2.9V! from now on we'll use +2.9V 8 4

CMOS Circuit! Complementary MOS! Uses both n-type and p-type MOS transistors p-type! Attached to + voltage! Pulls output voltage UP when input is zero n-type! Attached to GND! Pulls output voltage DOWN when input is one! For all inputs, make sure that output is either connected to GND or to +, but not both! 9 Inverter (NOT Gate) In Out 0 V 2.9 V 2.9 V 0 V In Out 0 1 Truth table 1 0 10 5

NOR Gate Note: Serial structure on top, parallel on bottom. A B C 0 0 1 0 1 0 1 0 0 1 1 0 Truth table 11 OR Gate A B C 0 0 0 0 1 1 1 0 1 1 1 1 Truth table Add inverter to NOR. 12 6

NAND Gate (AND-NOT) Note: Parallel structure on top, serial on bottom. Truth table A B C 0 0 1 0 1 1 1 0 1 1 1 0 13 AND Gate A B C 0 0 0 0 1 0 1 0 0 1 1 1 Truth table Add inverter to NAND. 14 7

Series Parallel Circuits! All transistors in an S-P circuit are of the same type (n or p)! An SP circuit is constructed with the following rules A wire is an SP circuit A transistor is an SP circuit Two or more SP circuits connected in series is an SP circuit Two or more SP circuits connected in parallel is an SP circuit 15 Complement of an SP Circuit! Complement of an SP circuit consisting of a single transistor is the complementary type transistor (n becomes p and vice versa)! To complement sub-circuits in series Complement the sub-circuits Connect them in parallel! To complement sub-circuits in parallel Complement the sub-circuits Connect them in series! Similar to De Morgan s Laws 16 8

Basic Logic Gates 17 DeMorgan's Law! Converting AND to OR (with some help from NOT)! Consider the following gate: A B A B A B A B 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 1 1 0 0 0 1 To convert AND to OR (or vice versa), invert inputs and output. Same as A OR B! 18 9

More than 2 Inputs?! AND/OR can take any number of inputs. AND = 1 if all inputs are 1. OR = 1 if any input is 1. Similar for NAND/NOR.! Can implement with multiple two-input gates, or with single CMOS circuit. 19 Summary! MOS transistors are used as switches to implement logic functions. n-type: connect to GND, turn on (1) to pull down to 0 p-type: connect to +2.9V, turn on (0) to pull up to 1! Basic gates: NOT, NOR, NAND Logic functions are usually expressed with AND, OR, and NOT! DeMorgan's Law Convert AND to OR (and vice versa) by inverting inputs and output 20 10

Building Functions from Logic Gates! Combinational Logic Circuit output depends only on the current inputs stateless! Sequential Logic Circuit output depends on the sequence of inputs (past and present) stores information (state) from past inputs! We'll first look at some useful combinational circuits, then show their limitations, and how how to overcome them with sequential circuits 21 Announcements Perficient will be in the CS building conference room, 2 nd floor on Friday February 3 from 9:00 am 12:00 noon critiquing resumes. Students are welcome to drop by during this time with a hard copy of their resume for review. They are also recruiting for full-time positions in consulting so this is also an opportunity for students to meet with this employer. Many students still have a zero on Quiz 0. The score that you got will not be entered until you see Sanjay during office hours. If you missed doing it, you can still earn full credit. Print it off the schedule page, do it and see Sanjay during office hours. 22 11