DIGITAL ELECTRONICS QUESTION BANK

Similar documents
Fan in: The number of inputs of a logic gate can handle.

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

Objective Questions. (a) Light (b) Temperature (c) Sound (d) all of these

IES Digital Mock Test

Code No: R Set No. 1

Laboratory Manual CS (P) Digital Systems Lab

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

Module-20 Shift Registers

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

CS302 - Digital Logic Design Glossary By

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

Sr. No. Instrument Specifications. TTL (Transistor-Transistor Logic) based on bipolar junction transistors

Department of Electronics and Communication Engineering

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

Electronics. Digital Electronics

S-[F] NPW-02 June All Syllabus B.Sc. [Electronics] Ist Year Semester-I & II.doc - 1 -

Chapter 3 Digital Logic Structures

Electronic Circuits EE359A

Module -18 Flip flops

logic system Outputs The addition of feedback means that the state of the circuit may change with time; it is sequential. logic system Outputs

Digital Logic Circuits

Combinational Logic Circuits. Combinational Logic

Lecture 02: Digital Logic Review

Linear & Digital IC Applications (BRIDGE COURSE)

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

GATE Online Free Material

EECS 150 Homework 4 Solutions Fall 2008

Unit level 4 Credit value 15. Introduction. Learning Outcomes

Practical Workbook Logic Design & Switching Theory

EXPERIMENT NO 1 TRUTH TABLE (1)

In this lecture: Lecture 8: ROM & Programmable Logic Devices

Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

CONTENTS Sl. No. Experiment Page No

Serial Addition. Lecture 29 1

COMBINATIONAL CIRCUIT

NORTH MAHARASHTRA UNIVERSITY. F.Y. B. Sc. Electronics. Syllabus. Wieth effect from june2015

DIGITAL CIRCUITS AND SYSTEMS ASSIGNMENTS 1 SOLUTIONS

Preface... iii. Chapter 1: Diodes and Circuits... 1

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

VIVEKANAND COLLEGE (AUTONOMOUS), KOLHAPUR B.

Chapter 5 Sequential Logic Circuits Part II Hiroaki Kobayashi 7/11/2011

UNIT-IV Combinational Logic

Digital Electronics. A. I can list five basic safety rules for electronics. B. I can properly display large and small numbers in proper notation,

Digital Electronic Concepts

Computer Architecture: Part II. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

Introduction. BME208 Logic Circuits Yalçın İŞLER

JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 6 Credit Hours. Prepared by: Dennis Eimer

Brought to you by. Priti Srinivas Sajja. PS01CMCA02 Course Content. Tutorial Practice Material. Acknowldgement References. Website pritisajja.

R & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification:

Digital Electronics Course Objectives

EE 330 Lecture 44. Digital Circuits. Dynamic Logic Circuits. Course Evaluation Reminder - All Electronic

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100

Electronic Components And Circuit Analysis

B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline

R09. 1.a) State and explain Kirchoff s laws. b) In the circuit given below Figure 1 find the current through 5 Ω resistor. [7+8] FIRSTRANKER.

Paper No. Name of the Paper Theory marks Practical marks Periods per week Semester-I I Semiconductor

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405


UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018

Dhanalakshmi College of Engineering

Positive and Negative Logic

Chapter 5 Sequential Logic Circuits Part II Hiroaki Kobayashi 6/30/2008

Lecture 20: Several Commercial Counters & Shift Register

Digital Electronics 8. Multiplexer & Demultiplexer

ECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description:

COLLEGE OF ENGINEERING, NASIK

Computer Systems and Networks. ECPE 170 Jeff Shafer University of the Pacific. Digital Logic

Chapter 2 Logic Circuitry

Logic Circuit Design

Adder Comparator 7 segment display Decoder for 7 segment display D flip flop Analysis of sequential circuits. Sequence detector

Gates and Circuits 1

EE 280 Introduction to Digital Logic Design

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS

Syllabus: Digital Electronics (DE) (Project Lead The Way)

DELD MODEL ANSWER DEC 2018

E-Tec Module Part No

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as

Function Table of an Odd-Parity Generator Circuit

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA

Course Outline Cover Page

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N

Chapter 1: Digital logic

NORTH MAHARASHTRA UNIVERSITY, JALGAON

EE 330 Lecture 44. Digital Circuits. Ring Oscillators Sequential Logic Array Logic Memory Arrays. Final: Tuesday May 2 7:30-9:30

Introduction (concepts and definitions)

Spec. Instructor: Center

Digital Integrated CircuitDesign

BCD Adder. Lecture 21 1

NUMBER SYSTEM AND CODES

EEE 301 Digital Electronics

Chapter 4: FLIP FLOPS. (Sequential Circuits) By: Siti Sabariah Hj. Salihin ELECTRICAL ENGINEERING DEPARTMENT EE 202 : DIGITAL ELECTRONICS 1

SIMULATION DESIGN TOOL LABORATORY MANUAL

Transcription:

DIGITAL ELECTRONICS QUESTION BANK Section A: 1. Which of the following are analog quantities, and which are digital? (a) Number of atoms in a simple of material (b) Altitude of an aircraft (c) Pressure in a bicycle tire 2. Convert the following binary numbers to their equivalent decimal values. (a) 110012 = 10 (b) 1001.1001 (c) 10011011001.10110 3. Using 3 bits, show the binary counting sequence from 000 to 111. 4. What is the maximum number that we can count upto using 10 bits? 5. How many bits are needed to count upto a maximum of 511? 6. Suppose that the decimal integer values from 0 to 15 are to be transmitted. (a) How many lines will be needed if parallel representation is used? (b) How many will be needed if serial representation is used? 7. Convert each of the following decimal numbers to octal. (a) 59 (b) 65536 (c) 255 (d) 919 8. Convert each of the following octal numbers to decimal. (a) 57 (b) 65536 (c) 255 (d) 1004 9.Convert these hex values to decimal (a) 92 (b) 2C0 (c) 1A6 (d) 7FF (d) 37FD 10. Encode these decimal numbers in BCD (a) 47 (b) 1204 (c) 187 (d) 962 11.Add the following in binary. Check result by doing addition in decimal.

(a) 1010 +1011 (b) 111+0011 (c) 1011.1101 +11.1 (d) 0.1011 + 0.1111 (e) 10011011 + 10011101 12. Represent each of the following signed decimal numbers in the 2 s complement system. Use a total of 8 bits including sign bit. (a) + 32 (e) -1 (b) -14 (f) -128 (c) +63 (g) +169 13. Each of the following numbers represents a signed decimal number in the 2 s complement system. Determine the decimal value in each case. (a) 01101 (e) 0111111 (b) 11101 (f) 100000 (c) 01111011 (g) 111111 (d) 10011001 (h) 1000001 Section B: 1. Write the truth table for a half adder (inputs A and B; outputs Sum and Carry). From the truth table design a logic circuit that will act as a half adder. 2. Define each of the following terms. (a) Full adder (b) 2 s complement (c) Arithmetic-logic unit (d) Sign bit (e) Overflow (f) Accumulator (g) Parallel adder (h) Look-ahead carry (i) Negation (j) B-register 3. Simply the following expressions using Boolean algebra. (a) x = ABC + AC (b) y = (Q + R) ( Q + R ) (c) w = ABC + ABC+A (d) q = RST ( R + S +T ) (e) x = ABC + ABC + ABC + ABC + ABC (f) z = (B + C) ( B + C) + A + B + C

(g) y = ( C+ D) + ACD + ABC +ABCD + ACD 4. Design a logic circuit whose output is HIGH only when a majority of inputs A, B and C are LOW. 5. A 4-bit binary number represented as A3 A2 A1 A0, where A3 A2 A1, and A0 represent the individual bits with A0 equal to the LSB. Design a logic circuit that will produce a HIGH output whenever the binary number is greater than 0010 and less than 1000. 6. Implement the expression z = D + ABC + AC using ANDs, ORs, and INVERTERs; then convert to all NAND gates. 7. Design a logic circuit that will allow input signal A to pass through to the output only when control input B is LOW while control input C is High otherwise, the output is LOW. 8. Design a circuit that will inhibit the passage of an input signal only when control inputs B, C and D are all HIGH; the output is to be HIGH in the inhibited condition. 9. Design a logic circuit that controls the passages of a signal A according to the following requirements: a. Output X will equal A when control inputs B and C are the same. b. X will remain HIGH when B and C are different. Section C: 1. Difference between combinational and sequential circuits (def, block diagram, examples) 2. Difference between synchronous and asynchronous sequential logic circuits (Def, block diagram and other differences). 3. Difference in latch and flip flop (Hint: definition, block diagram, circuit diagrtam, advantages, disadvantages) 4. What is flip flop? Explain different types of flip flops with truth table and diagram. 5. Conversion of flip flops SR into T, SR into JK and D into T. 6. Explain edge triggered and level triggered flip flop. (Hint: Clock, levels, edges, flip flop working, difference between clocked and unclocked flip flop, timing diagram using some input and then corresponding output using diff levels and edges).

7. Race around condition 8. Master slave SR flip flop. 9. Master slave JK flip flop 10. Excitation table of all flip flops. 11. Register, Different types of registers (SISO, SIPO, PIPO, PISO, bidirectional, universal). 12. Counters and Difference between Synchronous Counter, Asynchronous (Ripple) Counter. 13. Designing of Modulo 7 up Asynchronous (Ripple Counter) and mod -7 down synchronous counter (hint: Block diagram, no of states counted and thus no. of flip flops required, state table, state diagram, simplified expression, logical ckt, timing diagram) 14. Mod -10 or BCD Up/Down sync and async Counter 15. Explain Ring Counter and Johnson Counter Section D: 1.What is the function of Memory ENABLE input? 2. Describe the internal structure of ROM for storing 4k bytes and having a square register array. 3. Brifly describe the function of row select decoder, column select decoder and output buffer in a ROM. 4. What is the difference between MROM and PROM. 5. What is the difference between EPROM and EEPROM? What are the advantages of EEPROM over EPROM? What are disadvantages of EEPROM? 6. Discuss some applications of ROMs. 7. (a) Which RAM uses flip flops? (b) Which RAM uses Capacitors? 8. Disadvantages of DRAM over Static RAM. 9. The capacity of 2K x 16 PROM is to be expanded to 16k x 16. Find the number of PROM chips required and the number of address lines in the expanded memory.

10. What is data rate buffer? 11. Differentiate between ROM and RAM. 12. What is magnetic core memory? 13. Name some secondary memory devices 14. A certain memory has a capacity of 16K X 32. How many words does is store? What is the number of bits per word? How many memory cells does it contain? 15. What is the capacity of a memory that has 16 address inputs, four data inputs, and four data outputs? 16. What are Hazards and what are its types? How can hazardfree combinational networks be formed?