HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

Similar documents
Dual 4-bit static shift register

12-stage binary ripple counter

Dual 4-bit static shift register

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

Quad R/S latch with 3-state outputs

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

1-of-4 decoder/demultiplexer

Quad 2-input NAND Schmitt trigger

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

Quad 2-input EXCLUSIVE-NOR gate

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

HEF4014B-Q General description. 2. Features and benefits. 3. Applications. 8-bit static shift register

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

Quad 2-input EXCLUSIVE-NOR gate

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

Quad 2-input EXCLUSIVE-NOR gate

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Quad 2-input NAND Schmitt trigger

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Hex inverting buffer; 3-state

12-stage shift-and-store register LED driver

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

Hex non-inverting precision Schmitt-trigger

4-bit bidirectional universal shift register

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

Hex non-inverting HIGH-to-LOW level shifter

4-bit bidirectional universal shift register

Hex inverting HIGH-to-LOW level shifter

Octal buffers with 3-state outputs

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

Single Schmitt trigger buffer

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

Quad single-pole single-throw analog switch

The 74LVC1G02 provides the single 2-input NOR function.

Dual non-inverting Schmitt trigger with 5 V tolerant input

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

1-of-2 decoder/demultiplexer

The 74LVC1G34 provides a low-power, low-voltage single buffer.

HEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

Low-power configurable multiple function gate

74AHC1G4212GW. 12-stage divider and oscillator

74AHC1G79; 74AHCT1G79

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74AHC1G08; 74AHCT1G08

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

74AHC1G00; 74AHCT1G00

16-channel analog multiplexer/demultiplexer

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

74AHC1G04; 74AHCT1G04

Octal buffer/driver with parity; non-inverting; 3-state

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

74AHC1G32; 74AHCT1G32

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

16-bit buffer/line driver; 3-state

Hex buffer with open-drain outputs

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

Dual precision monostable multivibrator

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

74AHC1G79-Q100; 74AHCT1G79-Q100

HEF4541B-Q General description. 2. Features and benefits. Programmable timer

Dual 64-bit static shift register. When npe/oe is LOW, the outputs are enabled and it is in the 64-bit serial mode.

Low-power configurable multiple function gate

Octal buffer/line driver; inverting; 3-state

VHF variable capacitance diode

74AHC1G02-Q100; 74AHCT1G02-Q100

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

BB Product profile. 2. Pinning information. 3. Ordering information. FM variable capacitance double diode. 1.1 General description

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

74HCT General description. 2. Features and benefits. 3. Ordering information. Dual non-retriggerable monostable multivibrator with reset

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

HEF4894B-Q stage shift-and-store register LED driver

Planar PIN diode in a SOD523 ultra small SMD plastic package.

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

74AHC1G79-Q100; 74AHCT1G79-Q100

Dual inverting buffer/line driver; 3-state

HEF4541B. 1. General description. 2. Features and benefits. 3. Ordering information. Programmable timer

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

10-stage divider and oscillator

Four planar PIN diode array in SOT363 small SMD plastic package.

74AHC374-Q100; 74AHCT374-Q100

8-channel analog multiplexer/demultiplexer

Planar PIN diode in a SOD882D leadless ultra small plastic SMD package.

74HC4040; 74HCT stage binary ripple counter

The CBT3306 is characterized for operation from 40 C to +85 C.

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

Two elements in series configuration in a small SMD plastic package Low diode capacitance Low diode forward resistance AEC-Q101 qualified

BAP Product profile. 2. Pinning information. 3. Ordering information. Silicon PIN diode. 1.1 General description. 1.2 Features and benefits

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

74HC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Inverter

Transcription:

Rev. 7 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a dual 4-bit internally synchronous BCD counter. The counter has an active HIGH clock input (ncp0) and an active LOW clock input (ncp1), buffered outputs from all four bit positions (n0 to n3) and an active HIGH overriding asynchronous master reset input (nmr). The counter advances on either the LOW-to-HIGH transition of the ncp0 input if ncp1 is HIGH or the HIGH-to-LOW transition of the ncp1 input if ncp0 is LOW. Either ncp0 or ncp1 may be used as the clock input to the counter and the other clock input may be used as a clock enable input. A HIGH on nmr resets the counter (n0 to n3 = LOW) independent of ncp0, ncp1. Schmitt trigger action in the clock input makes the circuit highly tolerant of slower clock rise and fall times. It operates over a recommended V DD power supply range of 3 V to 15 V referenced to V SS (usually ground). Unused inputs must be connected to V DD, V SS, or another input. Tolerant of slow clock rise and fall times Fully static operation 5 V, 1, and 15 V parametric ratings Standardized symmetrical output characteristics Specified from 40 C to +85 C Complies with JEDEC standard JESD 13-B Multistage synchronous counting Multistage asynchronous counting Frequency dividers Table 1. Ordering information All types operate from 40 C to +85 C Type number Package Name Description Version P DIP16 plastic dual in-line package; 16 leads (300 mil) SOT38-4 T SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1

5. Functional diagram 1 1CP0 10 11 3 4 2 1CP1 12 5 13 6 7 1MR 9 2CP0 20 21 11 12 10 2CP1 22 13 23 14 15 2MR 001aae698 Fig 1. Functional diagram 0 1 2 3 CP1 FF1 T FF2 T FF3 T FF4 T CP0 C D C D C D C D MR 001aae700 Fig 2. Logic diagram for one counter All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 2 of 15

6. Pinning information 6.1 Pinning 1CP0 1 16 V DD 1CP1 2 15 2MR 10 3 14 23 11 4 13 22 12 5 12 21 13 6 11 20 1MR 7 10 2CP1 V SS 8 9 2CP0 001aae699 Fig 3. Pin configuration 6.2 Pin description Table 2. Pin description Symbol Pin Description 1CP0, 2CP0 1, 9 clock input (LOW-to-HIGH triggered) 1CP1, 2CP1 2, 10 clock input (HIGH-to-LOW triggered) 10, 20 3, 11 output 11, 21 4, 12 output 12, 22 5, 13 output 13, 23 6, 14 output 1MR, 2MR 7, 15 master reset input V DD 16 supply voltage V SS 8 ground supply voltage All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 3 of 15

7. Functional description Table 3. Function table [1] ncp0 ncp1 nmr Mode H L counter advances L L counter advances X L no change X L no change L L no change H L no change X X H n0 to n3 = LOW [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; = positive-going transition; = negative-going transition. ncp0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 ncp1 nmr 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 n0 n1 n2 n3 001aae703 Fig 4. Timing diagram All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 4 of 15

8. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit V DD supply voltage 0.5 +18 V I IK input clamping current < 0.5 V or >V DD + 0.5 V - 10 ma input voltage 0.5 V DD + 0.5 V I OK output clamping current V O < 0.5 V or V O >V DD + 0.5 V - 10 ma I I/O input/output current - 10 ma I DD supply current - 50 ma T stg storage temperature 65 +150 C T amb ambient temperature 40 +85 C P tot total power dissipation DIP16 package [1] - 750 mw SO16 package [2] - 500 mw P power dissipation per output - 100 mw [1] For DIP16 package: P tot derates linearly with 12 mw/k above 70 C. [2] For SO16 package: P tot derates linearly with 8 mw/k above 70 C. 9. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V DD supply voltage 3-15 V input voltage 0 - V DD V T amb ambient temperature in free air 40 - +85 C t/ V input transition rise and fall rate V DD = 5 V - - 3.75 s/v V DD = 1 - - 0.5 s/v V DD = 15 V - - 0.08 s/v 10. Static characteristics Table 6. Static characteristics V SS = ; = V SS or V DD unless otherwise specified. Symbol Parameter Conditions V DD T amb = 40 C T amb = 25 C T amb = 85 C Unit Min Max Min Max Min Max H HIGH-level input voltage I O < 1 A 5 V 3.5-3.5-3.5 - V 1 7.0-7.0-7.0 - V 15 V 11.0-11.0-11.0 - V L LOW-level input voltage I O < 1 A 5 V - 1.5-1.5-1.5 V 1-3.0-3.0-3. 15 V - 4.0-4.0-4. All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 5 of 15

Table 6. Static characteristics continued V SS = ; = V SS or V DD unless otherwise specified. Symbol Parameter Conditions V DD T amb = 40 C T amb = 25 C T amb = 85 C Unit Min Max Min Max Min Max V OH HIGH-level output voltage I O < 1 A 5 V 4.95-4.95-4.95 - V 1 9.95-9.95-9.95 - V 15 V 14.95-14.95-14.95 - V V OL LOW-level output voltage I O < 1 A 5 V - 0.05-0.05-0.05 V 1-0.05-0.05-0.05 V 15 V - 0.05-0.05-0.05 V I OH HIGH-level output current V O = 2.5 V 5 V - 1.7-1.4-1.1 ma V O = 4.6 V 5 V - 0.52-0.44-0.36 ma V O = 9.5 V 1-1.3-1.1-0.9 ma V O = 13.5 V 15 V - 3.6-3.0-2.4 ma I OL LOW-level output current V O = 0.4 V 5 V 0.52-0.5-0.36 - ma V O = 0.5 V 1 1.3-1.1-0.9 - ma V O = 1.5 V 15 V 3.6-3.0-2.4 - ma I I input leakage current V DD = 15 V 15 V - 0.3-0.3-1.0 A I DD supply current I O = 0 A 5 V - 20-20 - 150 A 1-40 - 40-300 A 15 V - 80-80 - 600 A C I input capacitance - - - - 7.5 - - pf 11. Dynamic characteristics Table 7. Dynamic characteristics V SS = ; T amb = 25 C; for test circuit see Figure 6; unless otherwise specified. Symbol Parameter Conditions V DD Extrapolation formula Min Typ Max Unit t PHL HIGH to LOW ncp0, ncp1 tonn; 5 V [1] 93 ns + (0.55 ns/pf)c L - 120 240 ns propagation delay see Figure 5 1 44 ns + (0.23 ns/pf)c L - 55 110 ns 15 V 32 ns + (0.16 ns/pf)c L - 40 80 ns nmr to nn; 5 V 48 ns + (0.55 ns/pf)c L - 75 150 ns see Figure 5 1 24 ns + (0.23 ns/pf)c L - 35 70 ns 15 V 17 ns + (0.16 ns/pf)c L - 25 50 ns t PLH LOW to HIGH ncp0, ncp1 to nn; 5 V [1] 93 ns + (0.55 ns/pf)c L - 120 240 ns propagation delay see Figure 5 1 44 ns + (0.23 ns/pf)c L - 55 110 ns 15 V 32 ns + (0.16 ns/pf)c L - 40 80 ns t t transition time nn; see Figure 5 5 V [1] 10 ns + (1.00 ns/pf)c L - 60 120 ns 1 9 ns + (0.42 ns/pf)c L - 30 60 ns 15 V 6 ns + (0.28 ns/pf)c L - 20 40 ns All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 6 of 15

Table 7. Dynamic characteristics continued V SS = ; T amb = 25 C; for test circuit see Figure 6; unless otherwise specified. Symbol Parameter Conditions V DD Extrapolation formula Min Typ Max Unit t W pulse width ncp0 input LOW; 5 V 60 30 - ns minimum width; 1 30 15 - ns see Figure 5 15 V 20 10 - ns ncp1 input HIGH; 5 V 60 30 - ns minimum width; 1 30 15 - ns see Figure 5 15 V 20 10 - ns nmr input HIGH; 5 V 30 15 - ns minimum width; 1 20 10 - ns see Figure 5 15 V 16 8 - ns t rec recovery time nmr input; see Figure 5 5 V 50 25 - ns 1 30 15 - ns 15 V 20 10 - ns t su set-up time ncp0 to ncp1; 5 V 50 25 - ns see Figure 5 1 30 15 - ns 15 V 20 10 - ns ncp1 to ncp0; 5 V 50 25 - ns see Figure 5 1 30 15 - ns 15 V 20 10 - ns f max maximum ncp0, ncp1; 5 V 8 16 - MHz frequency see Figure 5 1 15 30 - MHz 15 V 20 40 - MHz [1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C L in pf). Table 8. Dynamic power dissipation P D P D can be calculated from the formulas shown. V SS = ; t r = t f 20 ns; T amb = 25 C. Symbol Parameter V DD Typical formula for P D ( W) Where: P D dynamic power 5 V P D = 750 f i + (f o C L ) V 2 DD f i = input frequency in MHz; dissipation 1 P D = 3300 f i + (f o C L ) V 2 DD f o = output frequency in MHz; 15 V P D = 8000 f i + (f o C L ) V 2 DD C L = output load capacitance in pf; V DD = supply voltage in V; (f o C L ) = sum of the outputs. All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 7 of 15

12. Waveforms ncp0 input ncp1 input t su t su nmr input t PHL t PLH t PHL V OH nn output 90 % V OL 10 % t t t t 001aae702 a. ncp0 and ncp1 set-up times, propagation delays and output transition times 1/f max ncp1 input (ncp0 = LOW) t W ncp0 input (ncp1 = HIGH) t W nmr input t W t rec 001aae701 b. nmr recovery time, minimum ncp0, ncp1, and nmr pulse widths and maximum frequency Fig 5. Measurement points are given in table Table 9. The logic levels V OH and V OL are typical output voltage levels that occur with the output load. Waveforms showing measurements for switching times All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 8 of 15

negative pulse 90 % 10 % t W 10 % 90 % t f t r t r t f positive pulse 10 % 90 % t W 90 % 10 % 001aaj781 a. Input waveforms V DD G DUT V O RT CL 001aag182 b. Test circuit Fig 6. Test data is given in Table 9. Definitions for test circuit: DUT = Device Under Test; C L = Load capacitance including jig and probe capacitance; R T = Termination resistance should be equal to output impedance Z o of the pulse generator. Test circuit for switching times Table 9. Measurement points and test data Supply voltage Input Load t r, t f C L 5Vto15V V DD 0.5 20 ns 50 pf All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 9 of 15

13. Package outline DIP16: plastic dual in-line package; 16 leads (300 mil) SOT38-4 D M E seating plane A 2 A L A 1 Z 16 e b b 1 9 b 2 w M c (e ) 1 M H pin 1 index E 1 8 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) A A UNIT 1 A 2 (1) (1) (1) max. b 1 b 2 c D E e L M Z min. max. b e 1 M E H w max. mm inches 4.2 0.51 3.2 0.17 0.02 0.13 1.73 1.30 0.068 0.051 0.53 0.38 0.021 0.015 1.25 0.85 0.049 0.033 0.36 0.23 0.014 0.009 19.50 18.55 0.77 0.73 6.48 6.20 0.26 0.24 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. 2.54 7.62 0.1 0.3 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 8.3 0.39 0.33 0.254 0.01 0.76 0.03 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT38-4 95-01-14 03-02-13 Fig 7. Package outline SOT38-4 (DIP16) All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 10 of 15

SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E A X c y H E v M A Z 16 9 A 2 A 1 (A ) 3 A pin 1 index θ L p 1 8 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 0.25 1.75 0.10 0.069 0.010 0.004 A 1 A 2 A 3 b p c D (1) E (1) e H (1) E L L p v w y Z 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 10.0 9.8 0.39 0.38 4.0 3.8 0.16 0.15 1.27 6.2 5.8 0.244 0.228 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.020 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT109-1 076E07 MS-012 99-12-27 03-02-19 Fig 8. Package outline SOT109-1 (SO16) All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 11 of 15

14. Revision history Table 10. Revision history Document ID Release date Data sheet status Change notice Supersedes v.7 20111121 Product data sheet - v.6 Modifications: Table 6: I OH minimum values changed to maximum Figure 6: added DUT = Device Under Test v.6 20091210 Product data sheet - v.5 v.5 20090727 Product data sheet - v.4 v.4 20090703 Product data sheet - _CNV v.3 _CNV v.3 19950101 Product specification - _CNV v.2 _CNV v.2 19950101 Product specification - - All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 12 of 15

15. Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet ualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 13 of 15

Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. 15.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 7 21 November 2011 14 of 15

17. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Applications............................ 1 4 Ordering information..................... 1 5 Functional diagram...................... 2 6 Pinning information...................... 3 6.1 Pinning............................... 3 6.2 Pin description......................... 3 7 Functional description................... 4 8 Limiting values.......................... 5 9 Recommended operating conditions........ 5 10 Static characteristics..................... 5 11 Dynamic characteristics.................. 6 12 Waveforms............................. 8 13 Package outline........................ 10 14 Revision history........................ 12 15 Legal information....................... 13 15.1 Data sheet status...................... 13 15.2 Definitions............................ 13 15.3 Disclaimers........................... 13 15.4 Trademarks........................... 14 16 Contact information..................... 14 17 Contents.............................. 15 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2011. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 21 November 2011 Document identifier: