AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

Similar documents
ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

SN75150 DUAL LINE DRIVER

SN75124 TRIPLE LINE RECEIVER

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

description logic diagram (positive logic) logic symbol

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

SN75158 DUAL DIFFERENTIAL LINE DRIVER

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

1 to 4 Configurable Clock Buffer for 3D Displays

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

description/ordering information

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

description/ordering information

SN74LV04A-Q1 HEX INVERTER

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

CD54HC4015, CD74HC4015

description/ordering information

5-V Dual Differential PECL Buffer-to-TTL Translator

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

5-V PECL-to-TTL Translator

Dual Voltage Detector with Adjustable Hysteresis

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

CD74AC251, CD74ACT251

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

PRECISION VOLTAGE REGULATORS

CD54/74AC283, CD54/74ACT283

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

description/ordering information

MC3303, MC3403 QUADRUPLE LOW-POWER OPERATIONAL AMPLIFIERS

description/ordering information

3.3 V Dual LVTTL to DIfferential LVPECL Translator

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

description logic diagram (positive logic) logic symbol

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

description logic diagram (positive logic) logic symbol

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

CD54HC147, CD74HC147, CD74HCT147

3.3 V ECL 1:2 Fanout Buffer

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

TPS TPS3803G15 TPS3805H33 VOLTAGE DETECTOR APPLICATIONS FEATURES DESCRIPTION

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

description/ordering information

P-Channel NexFET Power MOSFET

description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE

TPA W MONO AUDIO POWER AMPLIFIER WITH HEADPHONE DRIVE

CD54HC7266, CD74HC7266

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993

description/ordering information

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

Technical Documents. SLPS532A MARCH 2015 REVISED DECEMBER 2017 CSD18536KCS 60 V N-Channel NexFET Power MOSFET

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Off-line Power Supply Controller

TPPM mA LOW-DROPOUT REGULATOR WITH AUXILIARY POWER MANAGEMENT AND POK

L293, L293D QUADRUPLE HALF-H DRIVERS

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

High-Side, Bidirectional CURRENT SHUNT MONITOR

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

description/ordering information

description/ordering information

DS8830, SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS

SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

ua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

ORDERING INFORMATION PACKAGE

description/ordering information

+5V Precision VOLTAGE REFERENCE

description/ordering information

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

description/ordering information

CD54HC139, CD74HC139, CD54HCT139, CD74HCT139

CD54AC04, CD74AC04 HEX INVERTERS

Transcription:

SLCS8A OCTOBER 979 REVISED OCTOBER 99 Fast Response Times Improved Gain and Accuracy Fanout to Series 5/7 TTL Loads Strobe Capability Short-Circuit and Surge Protection Designed to Be Interchangeable With National Semiconductor LM6 GND IN+ IN V CC D OR P PACKAGE (TOP VIEW) 8 7 6 5 V CC+ OUT STROBE STROBE description The LM6 is a high-speed voltage comparator with differential inputs, a low-impedance highsink-current ( ma) output, and two strobe inputs. This device detects low-level analog or digital signals and can drive digital logic or lamps and relays directly. Short-circuit protection and surge-current limiting is provided. A low-level input at either strobe causes the output to remain high regardless of the differential input.when both strobe inputs are either open or at a high logic level, the output voltage is controlled by the differential input voltage. The circuit will operate with any negative supply voltage between V and V with little difference in performance. The LM6 is characterized for operation from C to 7 C. functional block diagram STROBE STROBE IN+ IN OUT AVAILABLE OPTIONS PACKAGE VIOmax TA SMALL OUTLINE PLASTIC DIP at 5 C (D) (P) C to 7 C 5 mv LM6D LM6P Copyright 99, Texas Instruments Incorporated POST OFFICE BOX 655 DALLAS, TEXAS 7565 POST OFFICE BOX HOUSTON, TEXAS 775

SLCS8A OCTOBER 979 REVISED OCTOBER 99 schematic STROBE STROBE VCC + 5 kω 5 kω 6. V 6. V Ω Ω 6. V IN +.5 kω 6. V 7 Ω IN 6. V OUT 6 Ω 7 kω Ω GND 6 Ω VCC Resistor values are nominal. POST OFFICE BOX 655 DALLAS, TEXAS 7565 POST OFFICE BOX HOUSTON, TEXAS 775

SLCS8A OCTOBER 979 REVISED OCTOBER 99 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC+ (see Note )........................................................... 5 V Supply voltage, V CC (see Note ).......................................................... 5 V Differential input voltage, V ID (see Note ).................................................... ±5 V Input voltage, V I (either input, see Notes and ).............................................. ±7 V Strobe voltage range (see Note ).................................................... V to V CC+ Output voltage, V O (see Note )............................................................. V Voltage from output to V CC................................................................. V Duration of output short circuit to ground (see Note ).......................................... s Continuous total dissipation........................................... See Dissipation Rating Table Operating free-air temperature range, T A.............................................. C to 7 C Storage temperature range........................................................ 65 C to 5 C Lead temperature,6 mm (/6 inch) from case for seconds............................... 6 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values, except differential voltages and the voltage from the output to VCC, are with respect to the network ground.. Differential voltages are at IN+ with respect to IN.. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 7 V, whichever is less.. The output may be shorted to ground or either power supply. PACKAGE D P TA 5 C POWER RATING 6 mw 6 mw DISSIPATION RATING TABLE DERATING FACTOR 5.8 mw/ C 8. mw/ C DERATE ABOVE TA 6 C 75 C TA = 7 C POWER RATING 6 mw 6 mw POST OFFICE BOX 655 DALLAS, TEXAS 7565 POST OFFICE BOX HOUSTON, TEXAS 775

SLCS8A OCTOBER 979 REVISED OCTOBER 99 electrical characteristics at specified free-air temperature, V CC+ = V, V CC = V to V (unless otherwise noted) PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT VIO Input offset voltage RS Ω αvio Average temperature coefficient of input offset voltage 5 C.6 5 Full range 6.5 mv RS = 5 Ω, See Note 5 Full range 5 µv/ C 5 C.8 5 IIO Input offset current See Note 5 MIN 7.5 µa αiio Average temperature coefficient of input offset current See Note 5 IIB Input bias current VO =.5 V to 5 V MAX.5 5 MIN to 5 C 5 C to MAX 5 5 MIN to 5 C 5 C to MAX 6 5 IIL(S) Low-level strobe current V(strobe) =. V Full range.7. ma VIH(S) High-level strobe voltage Full range. V VIL(S) Low-level strobe voltage Full range.9 V VICR Common-mode input voltage range VCC = 7 V to V Full range ±5 V VID Differential input voltage range Full range ±5 V AVD Large-signal differential voltage amplification na/ C VO =.5 V to 5 V, No load 5 C V/mV VOH High-level output voltage IOH = µa VID = 8 mv Full range.5 5.5 V IOL = ma VID = 7 mv 5 C.8 VOL Low-level output voltage IOL = 5 ma VID = 7 mv Full range V IOL = 6 ma VID = 8 mv Full range. V D = 7 mv MIN to 5 C. IOH High-level output voltage VOH = 8 V to V V ID = 8 mv 5 C to MAX ICC+ Supply current from VCC+ VID = 5 mv, No load Full range 6.6 ma ICC Supply current from VCC No load Full range.9.6 ma Unless otherwise noted, all characteristics are measured with both strobes open. Full range is C to 7 C. MIN is C. MAX is 7 C. This typical value is at VCC+ = V, VCC = 6 V. NOTE 5: The offset voltages and offset currents given are the maximum values required to drive the output down to the low range (VOL) or up to the high range (VOH). These parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance. switching characteristics, V CC+ = V, V CC = 6 V, T A = 5 C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Response time, low-to-high-level output RL = 9 Ω to 5 V, CL = 5 pf, See Note 6 8 ns All characteristics are measured with both strobes open. NOTE 6: The response time specified is for a -mv input step with 5-mV overdrive and is the interval between the input step function and the instant when the output crosses. V. µaa µaa POST OFFICE BOX 655 DALLAS, TEXAS 7565 POST OFFICE BOX HOUSTON, TEXAS 775

TYPICAL CHARACTERISTICS SLCS8A OCTOBER 979 REVISED OCTOBER 99 Table of Graphs FIGURE IIB Input bias current Free-air temperature IIO Input offset current Free-air temperature VOH High-level output voltage Free-air temperature VOL Low-level output voltage Free-air temperature VO Output voltage Differential input voltage 5 IO Output current Differential input voltage 6 AVD Large-signal differential voltage amplification Free-air temperature 7 IOS Short-circuit output current Free-air temperature 8 Output response Time 9, ICC+ Positive supply current Positive supply voltage ICC Negative supply current Negative supply voltage PD Total power dissipation Free-air temperature INPUT OFFSET CURRENT FREE-AIR TEMPERATURE INPUT BIAS CURRENT FREE-AIR TEMPERATURE Input Offset Current µ A IIO.5.5.5 VCC+ = V VCC = 6 V VO =.5 V to 5 V IIB Input Bias Current µ A 8 6 8 6 VCC+ = V VCC = 6 V VO =.5 V to 5 V 5 TA Free Air Temperature C 6 7 5 6 TA Free-Air Temperature C 7 Figure Figure POST OFFICE BOX 655 DALLAS, TEXAS 7565 POST OFFICE BOX HOUSTON, TEXAS 775 5

SLCS8A OCTOBER 979 REVISED OCTOBER 99 TYPICAL CHARACTERISTICS HIGH-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE LOW-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE High-Level Output Voltage V V OH 7 6 5 VCC + = V VCC = V to V VID = 8 mv IOH = IOH = µa Low-Level Output Voltage V V OL..8.6.. VCC + = V VCC = V to V VID = 8 mv IOL = ma IOL = 5 ma IOL = 6 ma 5 TA Free-Air Temperature C Figure 6 7 IOL = 5 6 7 TA Free-Air Temperature C Figure OUTPUT VOLTAGE DIFFERENTIAL INPUT VOLTAGE OUTPUT CURRENT DIFFERENTIAL INPUT VOLTAGE Output Voltage V V O 7 6 5 VCC + = V VCC = 6 V RL = TA = C TA = 5 C TA = 7 C Output Current A IO 5 6 7 8 TA = 7 C TA = 5 C VCC+ = VO = V VCC = V to V TA = C TA = 7 C TA = 5 C TA = C VID Differential Input Voltage mv 9 5 VID Differential Input Voltage mv Figure 5 Figure 6 6 POST OFFICE BOX 655 DALLAS, TEXAS 7565 POST OFFICE BOX HOUSTON, TEXAS 775

TYPICAL CHARACTERISTICS SLCS8A OCTOBER 979 REVISED OCTOBER 99 LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION FREE-AIR TEMPERATURE SHORT-CIRCUIT OUTPUT CURRENT FREE-AIR TEMPERATURE AVD A VDVoltage Large-Signal Differential Amplification ÁÁ ÁÁ 8, 6,,, VCC = V to V VO = to V RL = VCC+ = 5 V VCC+ = V VCC+ = 5 V Short-Circuit Output Current A IOS.... VCC + = VO = V VCC = 6 V VID = 8 mv See Note A 5 TA Free-Air Temperature C 6 7 5 6 7 TA Free-Air Temperature C Figure 7 NOTE A: This parameter was measured using a single 5-ms pulse. Figure 8 OUTPUT RESPONSE FOR VARIOUS INPUT OVERDRIVES OUTPUT RESPONSE FOR VARIOUS INPUT OVERDRIVES V O Output Voltage V Differential Input Voltage 5 mv mv mv VCC + = V VCC = 6 V CL = 5 pf RL = 9 Ω to 5 V TA = 5 C 5 mv mv V O Output Voltage V Differential Input Voltage 5 mv 5 mv mv mv mv VCC + = V VCC = 6 V CL = 5 pf RL = 9 Ω to 5 V TA = 5 C t Time ns 6 8 6 t Time ns 8 Figure 9 Figure POST OFFICE BOX 655 DALLAS, TEXAS 7565 POST OFFICE BOX HOUSTON, TEXAS 775 7

SLCS8A OCTOBER 979 REVISED OCTOBER 99 TYPICAL CHARACTERISTICS POSITIVE SUPPLY CURRENT POSITIVE SUPPLY VOLTAGE NEGATIVE SUPPLY CURRENT NEGATIVE SUPPLY VOLTAGE Positive Supply Current ma ICC+ 9 8 7 6 5 VCC = V to V RL = TA = 5 C VID = 5 mv VID = 5 mv Negative Supply Current ma ICC VCC + = V RL = TA = 5 C 9 5 6 7 VCC + Positive Supply Voltage V Figure 6 8 6 VCC Negative Supply Voltage V Figure TOTAL POWER DISSIPATION FREE-AIR TEMPERATURE Total Power Dissipation mw 8 6 VCC + = V VCC = 6 V RL = VID = 8 mv VID = 8 mv P D 5 6 7 TA Free-Air Temperature C Figure 8 POST OFFICE BOX 655 DALLAS, TEXAS 7565 POST OFFICE BOX HOUSTON, TEXAS 775

PACKAGE OPTION ADDENDUM www.ti.com 7-Mar-7 PACKAGING INFORMATION Orderable Device Status () Package Type Package Drawing Pins Package Qty Eco Plan LM6D ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) LM6P ACTIVE PDIP P 8 5 Pb-Free (RoHS) LM6PE ACTIVE PDIP P 8 5 Pb-Free (RoHS) () Lead/Ball Finish (6) MSL Peak Temp () Op Temp ( C) Device Marking (/5) CU NIPDAU Level--6C-UNLIM to 7 LM6 CU NIPDAU N / A for Pkg Type to 7 LM6P CU NIPDAU N / A for Pkg Type to 7 LM6P Samples () The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. () Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed.% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either ) lead-based flip-chip solder bumps used between the die and package, or ) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed.% by weight in homogeneous material) () MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. () There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and Addendum-Page

PACKAGE OPTION ADDENDUM www.ti.com 7-Mar-7 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD6, latest issue, and to discontinue any product or service per JESD8, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that () anticipate dangerous consequences of failures, () monitor failures and their consequences, and () lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 699 and ISO 66), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655, Dallas, Texas 7565 Copyright 7, Texas Instruments Incorporated