COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

Similar documents
CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

A Novel Cascaded Multilevel Inverter Using A Single DC Source

International Journal of Advance Engineering and Research Development

Simulation and Analysis of ASCAD Multilevel Inverter with SPWM for Photovoltaic System

Speed Control of Induction Motor using Multilevel Inverter

Study of five level inverter for harmonic elimination

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

Simulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Harmonic Reduction in Induction Motor: Multilevel Inverter

Hybrid 5-level inverter fed induction motor drive

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Analysis of New 7- Level an Asymmetrical Multilevel Inverter Topology with Reduced Switching Devices

Fifteen Level Hybrid Cascaded Inverter

Simulation of Multilevel Inverter Using PSIM

A Comparative Analysis of Modified Cascaded Multilevel Inverter Having Reduced Number of Switches and DC Sources

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

Performance of Sinusoidal Pulse Width Modulation based Three Phase Inverter

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

International Journal of Advance Engineering and Research Development

An Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction

COMPARATIVE STUDY OF PWM TECHNIQUES FOR DIODE- CLAMPED MULTILEVEL-INVERTER

Harmonic Evaluation of Multicarrier Pwm Techniques for Cascaded Multilevel Inverter

Simulation and Experimental Results of 7-Level Inverter System

A Modified Cascaded H-Bridge Multilevel Inverter topology with Reduced Number of Power Electronic Switching Components

A SOLUTION TO BALANCE THE VOLTAGE OF DC-LINK CAPACITOR USING BOOST CONVERTER IN DIODE CLAMPED MULTILEVEL INVERTER

Multilevel Inverters : Comparison of Various Topologies and its Simulation

Analysis and Simulation of a Cascaded H-Bridge Structure Electrical Converter With Separate DC Supply

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

Performance Analysis of Three Phase Cascaded H-Bridge Multi Level Inverter for Voltage Sag and Voltage Swell Conditions

Timing Diagram to Generate Triggering Pulses for Cascade Multilevel Inverters

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER

DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

A comparative study of Total Harmonic Distortion in Multi level inverter topologies

A Comparative Study of SPWM on A 5-Level H-NPC Inverter

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3

Multilevel Inverter for Single Phase System with Reduced Number of Switches

A Novel Multilevel Inverter Employing Additive and Subtractive Topology

Performance Evaluation of Single Phase H-Bridge Type Diode Clamped Five Level Inverter

Level Shifted Pulse Width Modulation in Three Phase Multilevel Inverter for Power Quality Improvement

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

ISSN Vol.05,Issue.05, May-2017, Pages:

A New Multilevel Inverter Topology with Reduced Number of Power Switches

Keywords Asymmetric MLI, Fixed frequency phase shift PWM (FFPSPWM), variable frequency phase shift PWM (VFPSPWM), Total Harmonic Distortion (THD).

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches

Reduction of THD in Thirteen-Level Hybrid PV Inverter with Less Number of Switches

Non-Carrier based Digital Switching Angle Method for 81-level Trinary Cascaded Hybrid Multi-level Inverter using VHDL Coding

Performance Metric of Z Source CHB Multilevel Inverter FED IM for Selective Harmonic Elimination and THD Reduction

A STUDY OF CARRIER BASED PULSE WIDTH MODULATION (CBPWM) BASED THREE PHASE INVERTER

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

ISSN: International Journal of Science, Engineering and Technology Research (IJSETR) Volume 1, Issue 5, November 2012

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability.

DWINDLING OF HARMONICS IN CML INVERTER USING GENETIC ALGORITHM OPTIMIZATION

DESIGN OF SINGLE PHASE H-BRIDGE MULTILEVEL INVERTER USING MICROCONTROLLER ATMEL 89C51

Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB

A New 5 Level Inverter for Grid Connected Application

29 Level H- Bridge VSC for HVDC Application

SIMULATION OF THREE PHASE MULTI- LEVEL INVERTER WITH LESS NUMBER OF POWER SWITCHES USING PWM METHODS

Harmonic Analysis & Filter Design for a Novel Multilevel Inverter

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Comparison of Multi Carrier PWM Techniques applied to Five Level CHB Inverter

PERFORMANCE ANALYSIS OF MULTI CARRIER BASED PULSE WIDTH MODULATED THREE PHASE CASCADED H-BRIDGE MULTILEVEL INVERTER

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

Cascaded H-Bridge Multilevel Inverter

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

SINGLE PHASE THIRTEEN LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING DIFFERENT MODULATION TECHNIQUES

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Diode Clamped Multilevel Inverter for Induction Motor Drive

MULTICARRIER TRAPEZOIDAL PWM STRATEGIES FOR A SINGLE PHASE FIVE LEVEL CASCADED INVERTER

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

Three Phase 15 Level Cascaded H-Bridges Multilevel Inverter for Motor Drives

Three-Phase Five-Level Flying Capacitor Multilevel inverter For Harvesting Solar Power

Development of Multilevel Inverters for Control Applications

Transcription:

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION Mahtab Alam 1, Mr. Jitendra Kumar Garg 2 1 Student, M.Tech, 2 Associate Prof., Department of Electrical & Electronics Engineering, Alfalah University, (India) ABSTRACT The power electronics device which converts DC power to AC power at required output voltage and frequency level is known as inverter. The voltage source inverters produce an output voltage or a current with levels either 0 or +ve or-ve V dc. They are known as two-level inverters. Multilevel inverter is to synthesize a near sinusoidal voltage from several levels of dc voltages. Multilevel inverter has advantage like minimum harmonic distortion. Multi-level inverters are emerging as the new breed of power converter options for high power applications. They typically synthesize the stair case voltage waveform (from several dc sources) which has reduced harmonic content. This thesis compares three different topologies of inverters (5- level inverter, Diode clamped inverter, 5 level Flying capacitor clamped inverter and 5-level Cascaded H-bridge inverter). In this model of five-level single phase Diode clamped inverter, Flying capacitor clamped inverter and Cascaded H-bridge inverter has been developed using MOSFETS IGBT. Gating signals for these MOSFETS have been generated by designing comparators. In order to maintain the different voltage levels at appropriate intervals, the conduction time intervals of MOSFETS have been maintained by controlling the pulse width of gating pulses ( by varying the reference signals magnitude of the comparator ). The results of are compared with simulation results. Simulation models (designed in SIMULINK) have been developed up to five levels and THD in all the cases have been identified. Keywords: Multilevel, Cascade, Harmonics, Modulation, MATLAB/SIMULINK, THD. I. INTRODUCTION In the recent years, multilevel inverters (MLI) are increasingly being used for medium voltage and high power applications due to their various advantages such as low voltage stress on the power switches, low electromagnetic interferences (EMI), low dv/dt ratio to supply lower harmonic contents in the output voltage and current. Comparing two-level inverter topologies of the same power ratings, MLIs also have the advantages that the harmonic components of line-to-line voltages fed to the load are reduced owing to its switching frequencies [1]. In this paper, pulse width modulation method is used for the multilevel inverter. Multilevel inverter is an effective solution for increasing power and reducing harmonics of an ac waveform. The control objective is to compare the reference sine wave with multicarrier waves for the single phase five level inverters. 317 P a g e

The elementary concept of a multilevel inverter to achieve higher power is to use a series of power semiconductor switches with several dc sources to perform the power conversion by synthesizing a staircase voltage waveform. Capacitors, batteries, and renewable energy sources can be used as the multiple dc voltage sources. The multilevel inverter output voltage has less number of harmonics [2, 3]. The most common MLI topologies are classified into three types: neutral point clamped (NPCMLI) or diode clamped MLI (DCMLI), flying capacitor MLI (FCMLI), and Cascaded HBridge MLI (CHBMLI). The basic topologies of the MLI are shown in Fig.1. particularly DCMLI five-level structure have a wide popularity in motor drive applications besides other multilevel inverter topologies. However, it would be a limitation of complexity and number of clamping diodes for the DCMLIs, as the level exceeds. The FCMLIs are based on balancing capacitors on phase buses and generate multilevel output voltage waveform clamped by capacitors instead of diodes. The FCMLI topology also requires balancing capacitors per phase at a number of (m - 1) * (m -2)/2 for an m-level inverter and it will cause to increase the number of required capacitor in high level inverter topologies and complexity of considering DC-link balancing [1]. Nowadays, the multilevel inverters have become more attractive for researchers and manufacturers due to their advantages over conventional five level pulse width modulated (PWM) inverters. They offer improved output waveforms, smaller filter size, low EMI, lower total harmonic distortion (THD). Multilevel inverter topology has the least components for a given number of levels. Cascaded H-BridgeMLI topology is based on the series connection of H-bridges with separate DC sources. Since the output terminals of the Hbridges are connected in series, the DC sources must be isolated from each other. The need of several sources on the DC side of the inverter makes multilevel technology attractive for photovoltaic applications. (a) 318 P a g e

(b) (c) Fig 1. Multi Level Inverter Topologies: a) Five level DC-MLI, b) Five Level FC-MLI, c) Five Level CHB-MLI II. BASIC OPERATING PRINCIPLE 2.1 Five Level DC-MLI The most commonly used multilevel topology is the diode clamped inverter, in which the diode is used as the clamping device to clamp the dc bus voltage so as to achieve steps in the output voltage. Thus, the main concept of this inverter is to use diodes to limit the power devices voltage stress. The voltage over each capacitor and each switch is Vdc. An n level inverter needs (n-1) voltage sources, 2(n-1) switching devices and (n-1) (n-2) diodes. By increasing the number of voltage levels the quality of the output voltage is improved and the voltage waveform becomes closer to sinusoidal waveform. A five level DC-MLI is shown in fig1.a. 2.2 Five Level FC-MLI The configuration of this inverter topology is quite similar to previous one except the difference that here flying capacitors is used in order to limit the voltage instead of diodes. The input DC voltages are divided by the capacitors here. The voltage over each capacitor and each switch is Vdc. A n level flying capacitor inverter with 319 P a g e

(2n 2) switches will use (n 1) number of capacitors in order to operate. Fig1.b. shows a five level flying capacitor multilevel inverter. 2.3 Five Level CHB-MLI The concept of this inverter is based on connecting H-bridge inverters in series to get a sinusoidal voltage output. The output voltage is the sum of the voltage that is generated by each cell. The number of output voltage levels are 2n+1, where n is the number of cells. The switching angles can be chosen in such a way that the total harmonic distortion is minimized. One of the advantages of this type of multilevel inverter is that it needs less number of components comparative to the Diode clamped or the flying capacitor, so the price and the weight of the inverter is less than that of the two former types. Fig.1.c. shows an five level cascaded H-bridge multilevel inverter.an n level cascaded H-bridge multilevel inverter needs 2(n-1) switching devices where n is the number of the output voltage level. III. CONTROL TECHNIQUE Voltage shifted modulation is way based on the carrier modulation. If the DC side capacitor voltage is equal to four, the carrier number is m-1 when five level diode clamped inverter level number is m. all of these carriers have the same frequency and the same amplitude. This ( m-1 ) a triangular carrier in the space is distributed vertically, and the occupied area is continuous, with each other closely connected, symmetrically distributed on the horizontal axis on both sides, and then with a sinusoidal modulation wave are compared, to generate a trigger pulse. Voltage shifted modulation mode have three kinds of pattern: with phase array ( In 1 -phase Disposition, IPD ); anti 2 -phase arrangement ( Phase Opposition Disposition, POD ); alternately 3 reverse phase array ( Alternative Phase Opposition Disposition, APOD ). They work as shown in Figure 2 below. Fig 2.Principle of Voltage Shifted Modulation. In Figure 2, at the moments of sine wave and triangular wave intersecting, if the modulation wave amplitude is greater than the triangle wave amplitude, it turned on at the corresponding switching devices, conversely, turned off the device. In the voltage shifted modulation technology. we respectively define two parameters: a frequency modulation is m f and amplitude modulation is ma. m f is equal to the carrier frequency and wave frequency modulation ratio; ma equal to the modulation wave peak and carrier peak ratio. 320 P a g e

Table 1. Switching State of Five Level DC-MLI Table 2. Switching State of Five Level FC-MLI Vo S1 S2 S3 S4 S1' S2' S3' S4' Vdc 1 1 1 1 0 0 0 0 3VdC/4 0 1 1 1 1 0 0 0 Vdc/2 0 0 1 1 1 1 0 0 Vdc/4 0 0 0 1 1 1 1 0 0 0 0 0 0 1 1 1 1 Table 3. Switching State of Five Level CHB-MLI IV. SIMULATION AND RESULTS OF THE THREE TOPOLOGIES (a) 321 P a g e

(b) (c) Fig 2. Simulink Model of Multi Level Inverter Topologies: a) Five Level DC-MLI, b) Five Level FC-MLI, c) Five Level CHB-MLI To verify that the proposed inverters implementations simulations were performed by using MATLAB/SIMULINK as shown in fig2. It also helps to confirm the PWM switching strategy. The parameters are chosen as under: DC voltage (Vdc) = 100 V Modulation index (Ma) = 0.8 Sampling time = 2e-6. Switching frequency (fcr ) = 4 khz 322 P a g e

(a) (b) (c) Fig 3. Output Voltage of Multi Level Inverter Topologies: a) Five Level DC-MLI, b) Five Level FC-MLI, c) Five Level CHB-MLI 323 P a g e

(a) (b) (c) Fig 4. FFT Analysis of Multi Level Inverter Topologies: a) Five Level DC-MLI, b) Five Level FC-MLI, c) Five Level CHB-MLI 324 P a g e

Table 4. THD 5 level MLI VOLTAGE O/P VOLTAGE THD DIODE CLAMPED FLYING CAPACITOR CLAMPED CASCADED H-BRIDGE 26.19 % 27. 21 % 26 94 % V.CONCLUSION This work has presented several topologies for multilevel inverters (MLI), some of them well known with applications on the market. Every topology have been described in detail. Several modulation techniques have also been presented which are to be used with the presented topologies. We hereby conclude that Multi-level inverters is a very promising technology in the power industry. In this project, the advantages and applications of Multi-Level Inverters are mentioned and a detailed description of different multi-level inverter topologies is presented. Single Phase H-Bridge Inverter, Diode led and Flying capacitor multi level inverter functioning is realized virtually using MATLAB SIMULINK. A detailed Multi-Level Inverter is presented from which we concluded that the harmonic content is greatly reduced in Multi-Level Inverter and the Cascaded H-Bridge Inverter topology has advantage over the other two as it requires less number of components as compared to the other two types of inverters and so its overall weight and price is also less. REFERENCES [1] Power Electronics Circuits, Devices & Applications, Muhammad H. Rashid, Third Edition, Prentice Hall India. [2] Zhong Du, Leon M. Tolber, Burak Ozpineci, John N. Chiasso, DC-AC Cascaded HBridge Multilevel Boost Inverter With No Inductors for Electric/Hybrid Electric Vehicle Applications. 2009, Boise state university [3] Martin Veenstra, INVESTIGATION AND CONTROL OF A HYBRID ASYMMETRIC MULTI- LEVEL INVERTER FOR MEDIUM-VOLTAGE APPLICATIONS, 2003, Lausanne, EPFL [4] L.M. Tolbert, F.Z. Peng, D.J. Adams, J.W. Mckeever, Multilevel inverters for large automotive electric drives, 1997, Darborn, Michigan [5] K.T. Chau, Y.S. Wong, Overview of power management in hybrid electric vehicles, 2002, Energy conversion and management 43 [6] Chris Mi, Fang. Z. Peng, Kenneth J. Kelly, Michael O Keefe, Vahab Hassani, Topology, design, analysis and thermal management of power electronics for hybrid electric vehicle applications, International journal of Electric and Hybrid vehicles, Vol.1, 2008 325 P a g e

[7] Fang Z. Peng, A Generalized Multilevel Inverter Topology with Self Voltage Balancing, IEEE transaction on Industry applications, Vol. 37, 2001 [8] Leon M. Tolbert, John Chiasson, Keith McKenzie, Zhong Du, Elimination of harmonics in a multilevel converter with non equal DC sources, IEEE transaction on Industry applications, Vol.41, 2005 [9] José Rodríguez, Jih-Sheng Lai, Fang Zheng Peng, Multilevel Inverters: A Survey of Topologies, Controls and Applications, IEEE transaction on Industry Electronics, Vol.49, 2002 [10] Leon M. Tolbert, Fang Z. Peng, Multilevel Converters as a Utility Interface for Renewable Energy Systems, Power engineering society summer meeting, 2000, IEEE [11] Leon M. Tolbert, Fang Zheng Peng, Tim Cunnyngham, John N. Chiasson, Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles, IEEE transactions on industrial electronics, Vol.49, 2002 [12] John N. Chiasson, Leon M. Tolbert, Keith J. McKenzie, Zhong Du, Control of a multilevel inverter using resultant theory, IEEE transaction on control systems technology, Vol.11, 2003 [13] D. Grahame Holmes, Thomas A.Lipo, Pulse width modulation for power converters, 2003 by Wiley interscience Inc. [14] Linear Integrated Circuits, D.roy Choudary, Shail B.Jain, Second Edition, New Age International Publishers. [15] Multi-level Converter-A New Breed of Power Converters, Jih-Sheng Lai and Fang Zheng Peng, IEEE Trans. Ind, Applicant Vol.32 [16] Opamps & Linear Integrated Circuits, Ramakanth Gayakward, PHI Publications. [17] Power Electronic for Technology, Ashfaq Ahmed, PEARSON Education. 326 P a g e