Hybrid 5-level inverter fed induction motor drive

Similar documents
A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

International Journal of Advance Engineering and Research Development

Simulation and Experimental Results of 7-Level Inverter System

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

Speed Control of Induction Motor using Multilevel Inverter

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

A Novel Cascaded Multilevel Inverter Using A Single DC Source

Performance and Analysis of Hybrid Multilevel Inverter fed Induction Motor Drive

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

International Journal of Advance Engineering and Research Development

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Harmonic Reduction in Induction Motor: Multilevel Inverter

SVPWM Based Two Level VSI for Micro Grids

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

Keywords Asymmetric MLI, Fixed frequency phase shift PWM (FFPSPWM), variable frequency phase shift PWM (VFPSPWM), Total Harmonic Distortion (THD).

Performance of Sinusoidal Pulse Width Modulation based Three Phase Inverter

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

Reduction of Harmonics and Torque Ripples of BLDC Motor by Cascaded H-Bridge Multi Level Inverter Using Current and Speed Control Techniques

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique

Harmonic Evaluation of Multicarrier Pwm Techniques for Cascaded Multilevel Inverter

Speed Control Of DC Motor Using Cascaded H-Bridge Multilevel Inverter

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor

Level Shifted Pulse Width Modulation in Three Phase Multilevel Inverter for Power Quality Improvement

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

A New Multilevel Inverter Topology with Reduced Number of Power Switches

A STUDY OF CARRIER BASED PULSE WIDTH MODULATION (CBPWM) BASED THREE PHASE INVERTER

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS

Modeling and Simulation of Five Phase Induction Motor Fed with Five Phase Inverter Topologies

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

A Comparative Study of Different Topologies of Multilevel Inverters

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

ANALYSIS OF PWM STRATEGIES FOR Z-SOURCE CASCADED MULTILEVEL INVERTER FOR PHOTOVOLTAIC APPLICATIONS

A comparative study of Total Harmonic Distortion in Multi level inverter topologies

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

Z-SOURCE INVERTER WITH A NEW SPACE VECTOR PWM ALGORITHM FOR HIGH VOLTAGE GAIN

Performance Metric of Z Source CHB Multilevel Inverter FED IM for Selective Harmonic Elimination and THD Reduction

A Carrier Overlapping PWM Technique for Seven Level Asymmetrical Multilevel Inverter with various References

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM

New Topology of Cascaded H-Bridge Multilevel Inverter

Sampled Reference Frame Algorithm Based on Space Vector Pulse Width Modulation for Five Level Cascaded H-Bridge Inverter

REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Elimination of Harmonics using Modified Space Vector Pulse Width Modulation Algorithm in an Eleven-level Cascaded H- bridge Inverter

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

MODELING AND ANALYSIS OF THREE PHASE MULTIPLE OUTPUT INVERTER

PF and THD Measurement for Power Electronic Converter

Simulation and Experimental Based Four Switch Three Phase Inverter Fed Induction Motor Drive

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

A Comparative Analysis of Modified Cascaded Multilevel Inverter Having Reduced Number of Switches and DC Sources

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

Effective Algorithm for Reducing DC Link Neutral Point Voltage and Total Harmonic Distortion for Five Level Inverter

Multilevel DC-link Inverter Topology with Less Number of Switches

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability.

Hybrid Modulation Technique for Cascaded Multilevel Inverter for High Power and High Quality Applications in Renewable Energy Systems

ANALYSIS OF EFFECTS OF VECTOR CONTROL ON TOTAL CURRENT HARMONIC DISTORTION OF ADJUSTABLE SPEED AC DRIVE

DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK

COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS

Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB

Hybrid Cascaded H-bridges Multilevel Motor Drive Control for Electric Vehicles

REDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Performance Study of Multiphase Multilevel Inverter Rajshree Bansod*, Prof. S. C. Rangari**

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

Performance Analysis of Three Phase Cascaded H-Bridge Multi Level Inverter for Voltage Sag and Voltage Swell Conditions

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

DESIGN OF MULTILEVEL INVERTER WITH REDUCED SWITCH TOPOLOGY

THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques

Modular Grid Connected Photovoltaic System with New Multilevel Inverter

International Journal Of Engineering And Computer Science ISSN: Volume 2 Issue 12 December, 2013 Page No Abstract

Modelling and Simulation of New PV-Battery Based Hybrid Energy System for Z source Inverter using SVPWM fed Industrial Applications

A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter P. Iraianbu 1, M. Sivakumar 2,

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Implementation of Microcontroller Based PWM Scheme for PV Multilevel Inverter

Design and Development of Multi Level Inverter

A Novel Multilevel Inverter Employing Additive and Subtractive Topology

Comparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods

Performance Evaluation of Single Phase H-Bridge Type Diode Clamped Five Level Inverter

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

Transcription:

ISSN 1 746-7233, England, UK World Journal of Modelling and Simulation Vol. 10 (2014) No. 3, pp. 224-230 Hybrid 5-level inverter fed induction motor drive Dr. P.V.V. Rama Rao, P. Devi Kiran, A. Phani Kumar Department of Electrical and Electronics Engineering, Shri Vishnu Engineering College for Women Bhimavaram - 534 202, Andhra Pradesh, India (Received August 21 2012, Accepted June 13 2014) Abstract. Recently multilevel inverters (MLI) gained researchers interest due to efficient power conversion with multiple voltage steps resulting in improved power quality, reduced switching losses, higher electromagnetic compatibility and better voltage capability. This paper presents a three phase five level hybrid H-bridge inverter for effective control of induction motor drive. Space Vector Pulse Width Modulation (SVPWM) control scheme is proposed for the hybrid H-bridge multilevel inverter fed induction motor drive. The implementation of the SVPWM technique to Hybrid MLI was simulated in MATLAB/ Simulink environment and its results are presented. Keywords: Hybrid Multi Level Inverter (MLI), H-bridge, SVPWM technique, THD 1 Introduction Multilevel inverters include an array of power electronic devices and voltage sources with shunt capacitances, the output of which are voltages generated in the form stepped waveforms. The commutation of the switches provides the addition of the capacitor voltages, thus reaching high voltage at the output, while the power devices must withstand only reduced voltages [8]. These multilevel inverters (MLI) have become an effective solution for increasing power and reducing harmonics of AC waveform [7]. It involves the concept of utilizing a large number of active semiconductor switches to perform the power conversion in small voltage steps for higher voltage and reduction in harmonic distortion. Three different topologies have been proposed for multilevel inverters: diode-clamped, flyback capacitors and cascaded H-bridge inverters In addition, several control strategies have been developed for multilevel inverters including the following: Space Vector Pulse Width Modulation (SVPWM) [3]. Among the various topologies of the multilevel inverters; cascaded H-bridge and the Hybrid inverter for 5-level requires two independent DC sources. The number of switches used for cascaded five level inverter is 8 where as hybrid H Bridge topology requires only 6 switches with 2 capacitors. Several PWM methods have been developed for the multilevel inverter designs [4]. Analytical solutions of PWM strategies for multilevel inverters are used to identify that alternative phase opposition disposition PWM for diode-clamped inverters produces the same harmonic performance as phase-shifted carrier PWM for cascaded inverters, and hybrid PWM for hybrid inverters, when the carrier frequencies are set to achieve the same number of inverter switch transitions over each fundamental cycle [6]. Using this understanding, a PWM method is developed for hybrid H bridge inverters to achieve the same harmonic gains as phase disposition PWM achieves for diode-clamped topology. Three-phase induction motors are most widely used due to robust construction and higher efficiency for industrial applications. Conventionally, DC machines were the work horses for the Adjustable Speed Drives Corresponding author. E-mail address: pvvmadhuram@gmail.com. Published by World Academic Press, World Academic Union

World Journal of Modelling and Simulation, Vol. 10 (2014) No. 3, pp. 224-230 225 (ASDs) due to their excellent speed and torque response [1]. But they have their own disadvantages like commutator design and brushes, which undergo wear and tear problems. Thus AC motors are preferred over dc motors due to its lesser cost, lower maintenance, low weight and higher efficiency rate. The most attractive features of multilevel inverters are as follows[2]. Can generate output voltages with extremely low harmonics or distortions. MLIs draw low input current with pretty low distortion. These generate smaller common-mode voltage (CMV), thus reducing the stress on the motor bearings. Usage of certain modulation techniques can eliminate CMV [5]. MLIs can operate even with a lower switching frequency. In this paper a three-phase hybrid five level inverter is developed by suitably modifying a conventional cascaded H-bridge inverter. The proposed topology reduces the number of power semiconductor switches. A Modified SVPWM technique is developed for generating the gating pulses to produce low harmonic distortion and effective voltage levels. 2 Proposed topology Fig. 1. Single-phase 5-level hybrid inverter The main circuit of a single-phase 5-level Hybrid MLI is shown in the Fig. 1, includes a standard one leg inverter with a separate dc power source connected in series with a single H-bridge inverter. In this topology the four-switch inverter is referred to as main inverter and the two-switch H-bridge inverter as auxiliary inverter. Low switching losses occur during PWM mode, the main inverter will operate on square wave mode and the auxiliary inverter will operate on PWM mode. In modified PWM technique the reference wave is a combination of both sine and triangular wave and it is compared with a carrier triangular wave then the gate pulses are generated. 2.1 Cascaded H-bridge 5-level inverter Fig. 2 illustrates the circuit configuration of a cascaded H-bridge 5-level inverter. The each phase has its own dc sources. A separate dc source is connected to each leg of an H-bridge inverter. The number of output-phase voltage levels is defined by m = 2N + 1, where N is the number of DC sources. The number of switches used in this topology are N switch = 4s, where N is the number of dc sources. The 5-level cascaded H-bridge MLI consists of two H-bridges in each phase. The first H-bridge output voltage is denoted by V 1 and the output of the second H-bridge is denoted by V 2, so that the output voltage of the cascaded multilevel inverter is the sum of the two voltages V 0 = V 1 + V 2 by appropriate opening and WJMS email for subscription: info@wjms.org.uk

226 P. Rao & P. Kiran & A. Kumar: Inverter fed induction motor drive Fig. 2. Three-phase cascaded H-bridge 5-level inverter Fig. 3. Generation of SVPWM pulses closing of the switches of H1 the output voltage V 1 can be made equal to +V dc /2, 0, V dc /2 while the output voltage of H 2 can be made equal to V dc /2, 0, +V dc /2. Therefore the output voltage of the inverter is a combination of V 1 and V 2 as shown in Table 2, the five possible values are +V dc, +V dc /2, 0, V dc /2, V dc. Space Vector Pulse width Modulation (SVPWM) generates the appropriate gate drive waveform for each PWM cycle. The inverter is treated as one single unit and can combine different switching states (number of switching states depends on levels). The SVPWM provides unique switching time calculations for each of these states. This technique can easily be changed to higher levels and works with all kinds of multilevel inverters (cascaded, capacitor clamped, diode clamped). The three vectors that form one triangle will provide duty cycle time for each, giving the desired voltage vector (Vref). This can be described with the formula: V = T 1 V 1 + T 2 V 2 + T 3 V 3 /T c. The Simulink model to generate the SVPWM pulses is shown in Fig. 3. The cascaded 5 level output voltage waveform is shown in Fig. 4. 2.2 Hybrid 5-level inverter The main circuit configuration of the proposed hybrid H-bridge multilevel inverter is shown in Fig. 5, which includes a complete and a simplified single-phase topology. This structure includes a standard 3-leg inverter (one leg for each phase) with a dc power source (V dc ) and H-bridge in series with each inverter leg with a separate dc source +V dc /2 in other words The hybrid 5-level inverter consists of a three-phase inverter and a three h-bridge inverters. The output voltage V 1 of this leg is either +V dc /2 when closed or V dc /2 when Ga6 closed. This leg is connected in series with a full H-bridge inverter, then the output voltage V2 of the H-bridge inverter is either WJMS email for contribution: submit@wjms.org.uk

World Journal of Modelling and Simulation, Vol. 10 (2014) No. 3, pp. 224-230 227 Fig. 4. Cascaded Five-level output voltage wave form Fig. 5. Three-phase cascaded Hybrid 5-level inverter +V dc /2 when G a1, G a2 are closed, 0 when G a1, G a3, or G a2, G a4 closed, or V dc /2 when G a3, G a4 closed. Switching pattern in one leg of the cascaded Hybrid 5-level inverter is given in Tab. 1. When the output voltage V 0 = V 1 + V 2 is required to be zero, one can either set V 1 = +V dc /2 and V 2 = V dc /2 or V 1 = V dc /2 and V 2 = +V dc /2. Table 1. Switching States in One Leg of the Cascaded Hybrid Five-Level Inverter S. No. Voltage levels On switches 1 0 G a1, G a2, G a6 +V 2 dc 2 G a1, G a3, G a5 3 +V dc G a1, G a2, G a5 V 4 dc 2 G a1, G a3, G a6 5 V dc G a3, G a4, G a6 3 Results The three-phase Hybrid H-bridge five level inverter fed induction motor is simulated and the corresponding five level output voltage wave forms with SVPWM technique are shown in Fig. 6 and Fig. 7. Its corresponding output current, torque; speed curves with respect to time are shown in Fig. 8, Fig. 9 and Fig. WJMS email for subscription: info@wjms.org.uk

228 P. Rao & P. Kiran & A. Kumar: Inverter fed induction motor drive 10 respectively. The THD of a Hybrid 5-level inverter using with and without Modified PWM technique is shown in Fig. 11. Fig. 6. Simulink model of Hybrid MLI using SVPWM technique Fig. 7. Output voltage waveform of the Hybrid H-bridge inverter with SVPWM technique Fig. 8. Speed curve of a three-phase induction motor w.r.t time WJMS email for contribution: submit@wjms.org.uk

World Journal of Modelling and Simulation, Vol. 10 (2014) No. 3, pp. 224-230 229 Fig. 9. ElectroCMagnetic torque w.r.t time of a three-phase induction motor. Fig. 10. Output current waveform of a cascaded hybrid 5-level inverter fed induction motor. Fig. 11. THD of a Hybrid 5-level inverter with and without SVPWM technique 4 Conclusion A three-phase Hybrid five level inverter fed induction motor drive is presented in this paper and observed the performance characteristics of the motor with SVPWM technique. The SVPWM technique and its output spectra were calculated from basic operation and then simulated using MATLAB. The simulation results show reduced switching losses and total harmonic distortion. It is also observed that the proposed topology decreased the number of required power electronic switches compared to a cascaded H-bridge inverter to obtain the same five level output voltage with lower THD. The induction motor performance curves such as speed, torque and current are presented. The simulation results show that the hybrid H-bridge fed Induction Motor drive has a satisfactory performance. WJMS email for subscription: info@wjms.org.uk

230 P. Rao & P. Kiran & A. Kumar: Inverter fed induction motor drive References [1] J. Chiasson, Z. D. B. Ozpuneci, L. Tolbert. Conditions for capacitor voltage regulation in a five-level cascade multilevel inverter: application to voltage-boost in a PM drive. IEEE International Electric machines and Drives conference, 2007, 731 735. [2] K. Corzine, M. Wielebski. et al. Control of cascaded multilevel inverters. IEEE Trans Power electron, 2004, 19(3): 732 738. [3] P. Hammond. A new approach to enhance power quality for medium voltage AC drives. IEEE Trans. on Ind. Appl, 1997, 33: 202 208. [4] A. Hava, R. Kerman, T. Lipo. Carrier-based PWM-VSI over modulation strategies: Analysis, comparison and design. IEEE Trans. Power Electron, 1998, 13(4): 834 841. [5] S. Khomfoi, L. M. Tolbert. Multilevel power converters. Power Electronics Handbook, 2nd Edition Elsevier, 2007, 451 182. [6] B. Mcgrath, Holmes. Multicarrier pwm strategies for multilevel inverter. IEEE Trans.Ind.Electron, 2002, 49(4): 834 841. [7] F. Peng, J. Mckeever, D. Adams. Cascaded multilevel inverter for utility applications. IEEE IECON, 2000, 2: 437 442. [8] J. Rodriguez, J. Lai, F. Peng. Multilevel inverters: a survey of topologies, control and applications. IEEE Transactions on Industry Applications, 2002, 49(4): 724 738. WJMS email for contribution: submit@wjms.org.uk