Low-Power, 1.62V to 3.63V, 1MHz to 150MHz, 1:3 Fanout Buffer IC CLK2 VDD CLK0 SOT23-6L

Similar documents
Low-Power, 1.62V to 3.63V, 1MHz To 150MHz, 1:2 Fanout Buffer IC OE CLK1. DFN-6L (2.0 x 1.3 x 0.6mm) FIN CLK1

Low-Power 2.25V to 3.63V DC to 150MHz 1:6 Fanout Buffer IC DESCRIPTION

PL600-27T CLK0 XIN/FIN 1. Xtal Osc CLK1 XOUT CLK2. Low Power 3 Output XO PIN ASSIGNMENT FEATURES DESCRIPTION CLK2 GND VDD FIN CLK0 SOT23-6L

DESCRIPTION CLK1 CLK2 GND CLK1 CLK2 VDD CLK3 CLK4 VDD

CLK1 GND. Phase Detector F VCO = F REF * (2 * M/R) VCO. P-Counter (14-bit) F OUT = F VCO / (2 * P) Programming Logic

Note: ^ Deno tes 60K Ω Pull-up resisto r. Phase Detector F VCO = F REF * (M/R) F OUT = F VCO / P

The PL is an advanced Spread Spectrum clock generator (SSCG), and a member of PicoPLL Programmable Clock family.

DESCRIPTION CLKA1 CLKA2 CLKA3 CLKA4 CLKB1 CLKB2 CLKB3 CLKB4

DESCRIPTION CLKOUT CLK2 CLK4 CLK1 VDD GND SOP-8L

Features. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

OE CLKC CLKT PL PL PL PL602-39

Phase Detector. Charge Pump. F out = F VCO / (4*P)

19MHz to 800MHz Low Phase-Noise XO PIN CONFIGURATION

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

PL XIN CLK XOUT VCON. Xtal Osc. Varicap. Low Phase Noise VCXO (17MHz to 36MHz) PIN CONFIGURATION FEATURES DESCRIPTION BLOCK DIAGRAM

Phase Detector. Selectable / 1,/ 2,/4,/8. Selectable / 1,/2

PL High Speed Translator Buffer to LVDS FEATURES PIN CONFIGURATION

Low Phase Noise, LVPECL VCXO (for 150MHz to 160MHz Fundamental Crystals) FEATURES. * Internal 60KΩ pull-up resistor

Analog Frequency Multiplier

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

19MHz to 250MHz Low Phase-Noise XO PAD CONFIGURATION

PL V-3.3V Low-Skew 1-4 Differential PECL Fanout Buffer

PL565-37/38 VCXO Family

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

Features. Applications

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

(Prelim inary ) Analog Frequency Multiplier. Oscillator Amplifier

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

PCI-EXPRESS CLOCK SOURCE. Features

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

Features. Applications

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

PL560/ VCXO Family

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

[S3,S0] REF_SEL. PLL (Phase Locked Loop)

ICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET

ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

LOW PHASE NOISE CLOCK MULTIPLIER. Features

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

Low Power MEMS Jitter Attenuator

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

SM General Description. ClockWorks. Features. Applications. Block Diagram

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET

LOCO PLL CLOCK MULTIPLIER. Features

SM Features. General Description. Applications. Block Diagram

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

Features. Applications

Features VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

SM ClockWorks 10-Gigabit Ethernet, MHz, Ultra-Low Jitter LVPECL Clock Frequency Synthesizer. General Description.

ICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

SM Features. General Description. Applications. Block Diagram. ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

MK3721 LOW COST 16.2 TO 28 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET. MK3721D is recommended for new designs.

LOCO PLL CLOCK MULTIPLIER. Features

Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND

Features. Applications. Markets

1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio

MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

ICS83056I-01. General Description. Features. Block Diagram. Pin Assignment 6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

MK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

MK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET

Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2

MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

SM Features. General Description. Applications. Block Diagram. ClockWorks PCI-e Quad 100MHz Ultra-Low Jitter, HCSL Frequency Synthesizer

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

SY58608U. General Description. Features. Functional Block Diagram

MK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

PRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX

BLOCK DIAGRAM PIN ASSIGNMENTS. 8302I-01 Datasheet. Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output

3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX

2.5V, 3.3V LVCMOS 1:18 Clock Fanout Buffer

FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER. Features VDD PLL1 PLL2 GND

Features. Applications. Markets

Features. Applications. Markets

7GHz, 1:2 CML FANOUT BUFFER/TRANSLATOR WITH INTERNAL I/O TERMINATION

PI6C49X0204B Low Skew, 1-TO-4 LVCMOS/LVTTL Fanout Buffer Features Description Block Diagram Pin Assignment

Description. Applications

Transcription:

FEATURES 3 LVCMOS Outputs 12mA Output Drive Strength Input/Output Frequency: o Reference Clock: 1MHz to 150MHz Supports LVCMOS or Sine Wave Input Clock Very Low Jitter and Phase Noise Low Current Consumption Single 1.8V, 2.5V, or 3.3V, ±10% Power Supply Operating Temperature Range o 0 C to 70 C (Commercial) o -40 C to 85 C (Industrial) Available in GREEN/RoHS Compliant Packages DESCRIPTION The PL133-37 is an advanced fanout buffer design for high performance, low-power, small form-factor applications. The PL133-37 accepts a reference clock input of 1MHz to 150MHz and produces three outputs of the same frequency. Reference clock inputs may be LVCMOS or sine-wave signals (the inputs are internally AC-coupled). Offered in a small 3mm x 3mm SOT23, the PL133-37 offers the best phase noise and jitter performance and lowest power consumption of any comparable IC. PACKAGE PIN CONFIGURATION CLK1 1 6 CLK2 GND 2 5 VDD FIN 3 4 CLK0 BLOCK DIAGRAM CLK0 FIN CLK1 CLK2 Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 02/24/15 Page 1

PIN DESCRIPTION Package Pin # Name Type Description CLK1 1 O Output clock GND 2 P Ground connection FIN 3 I Reference clock input CLK0 4 O Output clock VDD 5 P Power supply CLK2 6 O Output clock LAYOUT RECOMMENDATIONS The following guidelines are to assist you with a performance optimized PCB design: Signal Integrity and Termination Considerations - Keep traces short! - Trace = Inductor. With a capacitive load this equals ringing! - Long trace = Transmission Line. Without proper termination this will cause reflections (looks like ringing). - Design long traces as striplines or microstrips with defined impedance. - Match trace at one side to avoid reflections bouncing back and forth. Decoupling and Power Supply Considerations - Place decoupling capacitors as close as possible to the V DD pin(s) to limit noise from the power supply - Multiple V DD pins should be decoupled separately for best performance. - Addition of a ferrite bead in series with V DD can help prevent noise from other board sources - Value of decoupling capacitor is frequency dependant. Typical value to use is 0.1µF. Typical CMOS termination Place Series Resistor as close as possible to CMOS output CMOS Output Buffer To CMOS Input (Typical buffer impedance 20Ω) 50Ω line Series Resistor Use value to match output buffer impedance to 50Ω trace. Typical value 30Ω Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 02/24/15 Page 2

ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS PARAMETERS SYMBOL MIN. MAX. UNITS Supply Voltage Range V DD -0.5 4.6 V Input Voltage Range V I -0.5 V DD+0.5 V Output Voltage Range V O -0.5 V DD+0.5 V Storage Temperature T S -65 150 C Ambient Operating Temperature* -40 85 C Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only. AC SPECIFICATIONS PARAMETERS CONDITIONS MIN. TYP. MAX. UNITS Input (FIN) Frequency 2.5V and 3.3V operation 1 150 MHz 1.8V operation 1 100 MHz Internally AC coupled, <150MHz, 0.8 V VDD=2.5V and 3.3V. Input (FIN) Internally AC coupled, <100MHz, all VDDs 0.5 V Signal Amplitude Internally AC coupled, 3.3V <50MHz, 0.1 V 2.5V <40MHz, 1.8V <15MHz Output Enable Time OE Function; Ta=25º C, 15pF Load 10 ns Output Rise Time 15pF Load, 10/90%V DD, 3.3V 2 3 ns Output Fall Time 15pF Load, 90/10%V DD, 3.3V 2 3 ns Duty Cycle Input Duty Cycle is 50% 45 50 55 % Output to Output Skew All outputs equally loaded 250 ps DC SPECIFICATIONS PARAMETERS SYMBOL CONDITIONS MIN TYP MAX UNITS V DD = 3.3V, 25MHz, No Load 1.2 ma Supply Current, Dynamic I DD V DD = 2.5V, 25MHz, No Load 0.9 ma V DD = 1.8V, 25MHz, No Load 0.6 ma Supply Current, Standby I DD_SB OE Pin Pulled Low, V DD = 3.3V 0.3 ma Operating Voltage V DD 1.62 3.63 V Output Low Voltage V OL I OL = +12mA, V DD = 3.3V 0.4 V Output High Voltage V OH I OH = -12mA, V DD = 3.3V 2.4 V Output Current I OSD V OL = 0.4V, V OH = 2.4V, V DD = 3.3V 12 ma Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 02/24/15 Page 3

NOISE CHARACTERISTICS PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNIT Additive Phase Jitter V DD=3.3V, Frequency=26MHz Offset=12kHz ~ 5MHz V DD=3.3V, Frequency=100MHz Offset=12kHz ~ 20MHz 70 fs 80 fs PL133-37 Additive Phase Jitter: VDD=3.3V, CLK=26MHz, Integration Range 12KHz to 5MHz: 0.072ps typical. REF Input PL133-37 Output -70-80 -90-100 Phase Noise (dbc/hz) -110-120 -130-140 -150-160 -170 10 100 1000 10000 100000 1000000 10000000 Offset Frequency (Hz) When a buffer is used to pass a signal then the buffer will add a little bit of its own noise. The phase noise on the output of the buffer will be a little bit more than the phase noise in the input signal. To quantify the noise addition in the buffer we compare the Phase Jitter numbers from the input and the output. The difference is called "Additive Phase Jitter". The formula for the Additive Phase Jitter is as follows: Additive Phase Jitter = (Output Phase Jitter) 2 - (Input Phase Jitter) 2 Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 02/24/15 Page 4

PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT) Symbol Dimension in MM Min. Max. A 1.05 1.35 A1 0.05 0.15 A2 1.00 1.20 b 0.30 0.50 c 0.08 0.20 D 2.80 3.00 E 1.50 1.70 H 2.60 3.00 L 0.35 0.55 e 0.95 BSC A1 e b Pin1 Dot D A2 A C E H L ORDERING INFORMATION (GREEN PACKAGE COMPLIANT) For part ordering, please contact our Sales Department: 2180 Fortune Drive, San Jose, CA 95131, USA Tel: (408) 944-0800 Fax: (408) 474-1000 PART NUMBER The order number for this device is a combination of the following: Part number, Package type and Operating temperature range PL133-37 X X - X Part Number None=Tubes R=Tape and Reel Package Type T = Temperature Range C=Commercial (0 C to 70 C) Part/Order Number Marking Package Option PL133-37TC-R PL133-37TI-R *Note: LLL designates lot number H37 LLL 6-Pin SOT23 (Tape and Reel) Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Micrel is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: Micrel s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Micrel Inc. Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 02/24/15 Page 5