ECE3204 Microelectronics II Bitar / McNeill. ECE 3204 / Term D-2017 Problem Set 7

Similar documents
Solution of ECE 342 Test 2 S12

EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER

Analog Circuits EC / EE / IN. For

EE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling

Lecture #7: Discrete-time Signals and Sampling

P. Bruschi: Project guidelines PSM Project guidelines.

EXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK

EE.351: Spectrum Analysis and Discrete-Time Systems MIDTERM EXAM, 2:30PM 4:30PM, November 4, 2004 (closed book)

Communication Systems. Department of Electronics and Electrical Engineering

OpenStax-CNX module: m Elemental Signals. Don Johnson. Perhaps the most common real-valued signal is the sinusoid.

ECE ANALOG COMMUNICATIONS - INVESTIGATION 7 INTRODUCTION TO AMPLITUDE MODULATION - PART II

Power losses in pulsed voltage source inverters/rectifiers with sinusoidal currents

Microwave Transistor Oscillator Design

4.5 Biasing in BJT Amplifier Circuits

Synchronization of single-channel stepper motor drivers reduces noise and interference

Signal Characteristics

Revision: June 11, E Main Suite D Pullman, WA (509) Voice and Fax

Modulation exercises. Chapter 3

ANALOG AND DIGITAL SIGNAL PROCESSING LABORATORY EXPERIMENTS : CHAPTER 3

Control and Protection Strategies for Matrix Converters. Control and Protection Strategies for Matrix Converters

16.5 ADDITIONAL EXAMPLES

Memorandum on Impulse Winding Tester

10. The Series Resistor and Inductor Circuit

EE 40 Final Project Basic Circuit

LECTURE 1 CMOS PHASE LOCKED LOOPS

Communications II Lecture 7: Performance of digital modulation

EE201 Circuit Theory I Fall

Phase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c

When answering the following 25 questions, always remember that there is someone who has to grade them. So please use legible handwriting.

Lab 3 Acceleration. What You Need To Know: Physics 211 Lab

7 th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS S u c e a v a, R o m a n i a, M a y 27 29,

Signals and the frequency domain ENGR 40M lecture notes July 31, 2017 Chuan-Zheng Lee, Stanford University

TELE4652 Mobile and Satellite Communications

THE OSCILLOSCOPE AND NOISE. Objectives:

(This lesson plan assumes the students are using an air-powered rocket as described in the Materials section.)

5 Spatial Relations on Lines

Problem Sheet: Communication Channels Communication Systems

Passband Data Transmission I References Phase-shift keying Chapter , S. Haykin, Communication Systems, Wiley. G.1

Diodes. Diodes, Page 1

weight: amplitude of sine curve

Errata and Updates for ASM Exam MLC (Fourteenth Edition) Sorted by Page

Experiment 6: Transmission Line Pulse Response

ELEG 3124 SYSTEMS AND SIGNALS Ch. 1 Continuous-Time Signals

Wrap Up. Fourier Transform Sampling, Modulation, Filtering Noise and the Digital Abstraction Binary signaling model and Shannon Capacity

6.003: Signals and Systems

ORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF

FROM ANALOG TO DIGITAL

13.1 Analog/Digital Lowpass Butterworth Filter

Table of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost)

Communication Systems. Communication Systems

Chapter 2 Introduction: From Phase-Locked Loop to Costas Loop

Notes on the Fourier Transform

Lecture 11. Digital Transmission Fundamentals

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

Estimating Transfer Functions with SigLab

A-LEVEL Electronics. ELEC4 Programmable Control Systems Mark scheme June Version: 1.0 Final

Active Filters - 1. Active Filters - 2

M2 3 Introduction to Switching Regulators. 1. What is a switching power supply? 2. What types of switchers are available?

Sensing, Computing, Actuating

Lecture 5: DC-DC Conversion

MEASUREMENTS OF VARYING VOLTAGES

EECE 301 Signals & Systems Prof. Mark Fowler

Solid-state Timer H3CT

Communications II Lecture 5: Effects of Noise on FM. Professor Kin K. Leung EEE and Computing Departments Imperial College London Copyright reserved

CHAPTER 3 OSCILOSCOPE AND SIGNAL CONDITIONING

The student will create simulations of vertical components of circular and harmonic motion on GX.

A Bidirectional Three-Phase Push-Pull Converter With Dual Asymmetrical PWM Method

Chapter 2: Fourier Representation of Signals and Systems

Technology Trends & Issues in High-Speed Digital Systems

A1 K. 12V rms. 230V rms. 2 Full Wave Rectifier. Fig. 2.1: FWR with Transformer. Fig. 2.2: Transformer. Aim: To Design and setup a full wave rectifier.

x O O 3 O 05. Questions on Conditional Probability Q1. The probability that it will rain on a day in June is 0.

Lecture 4. EITN Chapter 12, 13 Modulation and diversity. Antenna noise is usually given as a noise temperature!

Technology. Production functions Short run and long run Examples of technology Marginal product Technical rate of substitution Returns to scale

Universal microprocessor-based ON/OFF and P programmable controller MS8122A MS8122B

Square Waves, Sinusoids and Gaussian White Noise: A Matching Pursuit Conundrum? Don Percival

Test 1 Review. Test 1 Review. Communication Systems: Foundational Theories. Communication System. Reference: Sections and

2.6 Special Angles on Parallel Lines Objectives: I CAN define angle pairs made by parallel lines. I CAN solve problems involving parallel lines.

Obsolete Product(s) - Obsolete Product(s)

Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

Investigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method

UNIT IV DIGITAL MODULATION SCHEME

Designing Stable Control Loops

f t 2cos 2 Modulator Figure 21: DSB-SC modulation.

Comparative Analysis of the Large and Small Signal Responses of "AC inductor" and "DC inductor" Based Chargers

Signal detection, Fouriertransformation, phase correction and quadrature detection

Sound so far: 10/13/2013. Sound and stringed instruments

ISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8

Chapter 1: Introduction

DISCONTINUED MODEL Replaced with Model JPS3

PRM and VTM Parallel Array Operation

Generating Polar Modulation with R&S SMU200A

Explanation of Maximum Ratings and Characteristics for Thyristors

Extra Practice 1. Name Date. Lesson 6.1: Solving Equations Using Models

Figure 1: Closed Loop System

Demodulation Based Testing of Off Chip Driver Performance

Noise Reduction/Mode Isolation with Adaptive Down Conversion (ADC)

Solid-state Multi-functional Timer

The Delay-Locked Loop

Study and Analysis of Various Tuning Methods of PID Controller for AVR System

AN303 APPLICATION NOTE

Transcription:

EE3204 Microelecronics II Biar / McNeill Due: Monday, May 1, 2017 EE 3204 / Term D-2017 Problem Se 7 All ex problems from Sedra and Smih, Microelecronic ircuis, 7h ediion. NOTES: Be sure your NAME and EE MAILBOX NUMBER are prominenly displayed on he upper righ corner of wha you hand in. When appropriae, indicae answers wih a box or underline Work as nealy as possible You mus show all work o receive credi. Answers alone are no sufficien. These problems have been used before. Soluions are ou here. Be sure you know how o do hese problems ON YOUR OWN, since you will be esed in each area. 1. [Qualiaive s-plane pracice] Skech he pole locaions in he s-plane ha correspond o he following ime-domain impulse responses. Superimpose he locaions on he same plo, o show he relaive locaions corresponding o he various waveforms. A B D E F G H

EE3204 Microelecronics II Biar / McNeill 2. [Sabiliy analysis pracice] An op-amp has a D gain of 10 5 = 100,000 and wo poles: one a 100Hz, and one a 100 khz. a) Deermine he expression for A(s), he op-amp open-loop gain ransfer funcion. Skech he magniude and phase Bode plos A(f) and A(f) for he op-amp open-loop gain. Or, if you prefer, A(ω) and A(ω) The op-amp is o be used in he uniy gain configuraion: IN OUT b) Deermine he feedback facor β, he fracion of he op-amp oupu ha is fed back o he op-amp invering inpu. c) Skech A, β, and Aβ, and use his plo o esimae he frequency a which he magniude of he loop gain is equal o uniy: when Aβ = 1. d) onfirm your graphical esimae in (c) by using he expression in (a) o calculae a numerical value for he frequency a which Aβ = 1. e) Skech Aβ and use his plo o esimae he phase shif around he loop Aβ a he frequency a which Aβ = 1. Wha is he esimaed phase margin? Indicae he phase margin on your plo. f) onfirm your esimae in (e) wih a calculaion of he phase shif a he frequency from (d). Wha is he calculaed phase margin? g) Is his closed loop circui sable?

EE3204 Microelecronics II Biar / McNeill 3. [Sabiliy analysis pracice] The same op-amp from he previous problem (D gain of 10 5 = 100,000 and poles a 100Hz and 100kHz) is conneced closed loop wih a noninvering gain of 1000. a) Skech he circui configuraion. b) Deermine he feedback facor β, he fracion of he op-amp oupu ha is fed back o he op-amp invering inpu (boh symbolic and numerical expressions). c) Skech A, β, and Aβ, and use his plo o esimae he frequency a which he magniude of he loop gain is equal o uniy: when Aβ = 1. d) onfirm your graphical esimae in (c) by using he expression in (a) o calculae a numerical value for he frequency a which Aβ = 1. e) Skech Aβ and use his plo o esimae he phase shif around he loop Aβ a he frequency a which Aβ = 1. Wha is he esimaed phase margin? Indicae he phase margin on your plo. f) onfirm your esimae in (e) wih a calculaion of he phase shif a he frequency from (d). Wha is he calculaed phase margin? g) Is his closed loop circui sable? Hin: You should have found ha he uniy gain configuraion for his op-amp in (2) was unsable, bu he configuraion wih closed loop gain of 1000 was sable. The poin of hese wo problems is ha sabiliy is no a propery of only he op-amp depending on he feedback, a paricular op-amp may give sable or unsable performance wih he feedback loop closed.

EE3204 Microelecronics II Biar / McNeill 4. [Pracice wih sabiliy, op-amp ransfer funcions] A high performance op-amp has an open loop ransfer funcion s ( 30,000)1+ 2π( 100kHz) A(s) = s 1+ 2π( 3kHz) 1+ s 2π( 10kHz) a) Deermine numerical values for all pole(s) and/or zero(s) for A(s) b) Plo he pole-zero consellaion for he open-loop A(s) in he s-plane. c) AREFULLY skech he magniude and phase ( A(ω) and A(ω), or, if you prefer, A(f) and A(f)) Bode plo of he open-loop ransfer funcion. Be sure o label and dimension your axes, and indicae any ineresing poins on your plo! The op-amp is o be used in he uniy gain configuraion: d) Deermine he phase margin φ M. IN OUT e) Indicae wheher he closed-loop circui will be sable or unsable.

EE3204 Microelecronics II Biar / McNeill 5. [Oscillaors] Figure 7-5a shows a phase-shif oscillaor: a cascade of hree idenical buffered R lowpass sages, followed by an invering amplifier. (For he purposes of his problem, he op-amps use ±10 supplies; assume he op-amps o be oherwise ideal.) A colleague is having rouble wih he design and asks you for help. 56kΩ R F OUT Figure 7-5a. Your colleague expecs a pure sine wave a he oupu bu insead sees he clipped sine wave in Figure 7-5b: To analyze he oscillaor, you break he loop and injec a sinusoidal es signal as shown in Figure 7-5b. IN 56kΩ RF OUT Figure 7-5b. a) A wha frequency f f=0 will he oal phase shif from IN o OUT equal zero? (Or, equivalenly, a wha frequency f f=0 will IN o OUT be exacly in phase?) b) Wih an inpu sine wave a f f=0, wha will be he gain magniude from IN o OUT? (Or, equivalenly, wih an inpu sine wave a f f=0, wha is he magniude of he ransfer funcion v ou /v in?) c) Explain wha is wrong: why is he oupu waveform a clipped sine wave, raher han a pure sine wave wih a sable ampliude?

EE3204 Microelecronics II Biar / McNeill 6. [Analysis echniques] To deermine he oscillaion frequency f OS of he Wien bridge oscillaor used in Lab 6, our analysis akes place in he frequency domain and considers (among oher hings) ransfer funcions, he s-plane, and phase shif as a funcion of frequency. To deermine he oscillaion frequency of he Schmi rigger oscillaor used in Lab 3 (and shown below in figure 7-6 o refresh your memory), our analysis ook place in he ime domain o find he oscillaion period T = 4R 2 R R 1 The oscillaion frequency was hen deermined as f OS = 1 T = R 1 4R 2 R Figure 7-6. The quesion is: an he same frequency domain echniques used for he Wien bridge oscillaor be used o deermine he oscillaion frequency for he circui of Figure 7-6? If so, use he frequency domain echnique o perform he analysis and verify he expression for he oscillaion frequency f OS. If no (frequency domain echniques canno be used), explain why no.

EE3204 Microelecronics II Biar / McNeill 7. [Advanages of feedback] An audio power amplifier oupu sage is found o have an inerfering 60Hz "hum" corruping is oupu. This can be modeled as shown in Figure 7-7. The power sage is modeled as wo volage sources in series: a dependen source equal o he inpu volage represening he desired behavior, and an independen signal source represening he inerfering signal hum. An op-amp wih open loop gain A buffers he audio signal as shown in Figure 7-7. a) When he op-amp feedback is aken from volage P a he op-amp oupu as shown by connecion (a) in he figure: deermine an expression for v OUT as a funcion of AUDIO, hum, and he op-amp gain A. b) When he op-amp feedback is aken from volage OUT a he load as shown by connecion (b) in he figure: deermine an expression for v OUT as a funcion of AUDIO, hum, and he op-amp gain A. c) In boh cases, skech he approximae OUT if AUDIO is a 600Hz, 100m peak sine wave, hum is a 60Hz, 1 peak sine wave, and A=1000. + v hum R + v in - + v in MODEL OF POWER OUTPUT STAGE v AUDIO A (a) v P POWER OUTPUT STAGE vout (b) R L Figure 7-7.