4th Workshop on Runtime and Operating Systems for the Many-core Era (ROME 2016)

Similar documents
5th Workshop on Runtime and Operating Systems for the Many-core Era (ROME 2017)

3rd Workshop on Runtime and Operating Systems for the Many-core Era (ROME 2015)

22nd VI-HPS Tuning Workshop PATC Performance Analysis Workshop

Introduction to VI-HPS

23rd VI-HPS Tuning Workshop & LLNL Performance Tools Deep-Dive


Challenges in Transition

28th VI-HPS Tuning Workshop UCL, London, June 2018

Uncertainty and parameter space analysis in visualization

24th VI-HPS Tuning Workshop PATC course in conjunction with POP CoE

Rescue Robotics Camp 2013 Going 3D Oct 21-23, 2013 Linköping, Sweden. SSRR Camp Welcome Notes

IBM Research Report. The ExaChallenge Symposium. Rolf Riesen IBM Research Smarter Cities Technology Centre Mulhuddart Dublin 15, Ireland

TU Dresden, Center for Information Services and HPC (ZIH) ALWAYS ON? ENVISIONING FULLY-INTEGRATED PERMANENT MONITORING IN PARALLEL APPLICATIONS

Hans-Joachim Bungartz. Compact Course Profiling & Performance Analysis of Parallel Applications KAUST, October 31 November 1, 2010

Building a Cell Ecosystem. David A. Bader

Multiprocessor System-on-Chip

TUM-IAS Headquarters in Garching A home for visionary research with a view

DEMIGOD DEMIGOD. characterize stalls and pop-ups during game play. Serious gamers play games at their maximum settings driving HD monitors.

The Path To Extreme Computing

Multi-Core Execution of Parallelised Hard Real-Time Applications

GAME DEVELOPMENT DESIGN

3/5. Founding of the Construction Robotics Center on RWTH Aachen Campus Copyright: Center Construction Robotics

Action Line Cyber-Physical Systems Addressing the challenges and fostering innovation in Cyber-Physical Systems

COMPASS3. Marco Bozzano - Fondazione Bruno Kessler Harold Bruintjes - RWTH Aachen University. TEC-ED & TEC-SW Final Presentation Days

Establishment of a Multiplexed Thredds Installation and a Ramadda Collaboration Environment for Community Access to Climate Change Data

LEGO car course topics

Vampir Getting Started. Holger Brunst March 4th 2008

GPU ACCELERATED DEEP LEARNING WITH CUDNN

OPENMUNICH December 1, LMU Munich, Germany. Conference for Open Source and New IT. Register Now

13th International Symposium on Component Based Software Engineering (CBSE-2010)

PRACE PATC Course: Intel MIC Programming Workshop & Scientific Workshop: HPC for natural hazard assessment and disaster mitigation, June 2017,

On-chip Networks in Multi-core era

Eurolab-4-HPC Roadmap. Paul Carpenter Barcelona Supercomputing Center Theo Ungerer University of Augsburg

COMPASS: Future trends and developments

WorldDAB Automotive 2017 DAB+ in the dashboard: Today, tomorrow and in the future

2018 5th International Conference on Mechanical, Materials and Manufacturing

AGENDA. Keynote speeches. 09:15-10:10 Session 1. Opening address

Simon Nestler Florian Echtler Andreas Dippon Gudrun Klinker

First Webinar on EU-US collaboration on 5G funding opportunities in Horizon 2020

Architecture ISCA 16 Luis Ceze, Tom Wenisch

MIT Lincoln Laboratory GRAPH EXPLOITATION SYMPOSIUM

Industrial Keynotes. 06/09/2018 Juan-Les-Pins

U-Control Recommendations for Distributed and Automated Voltage Control in Current and Future Distribution Grids

High Performance Computing Systems and Scalable Networks for. Information Technology. Joint White Paper from the

Qt Developing ArcGIS Runtime Applications. Eric

Eurolab-4-HPC Long-Term Vision on High-Performance Computing

ICT for the Next Five Billion People

Programming and Optimization with Intel Xeon Phi Coprocessors. Colfax Developer Training One-day Labs CDT 102

A Scalable Computer Architecture for

Towards EU-US Collaboration on the Internet of Things (IoT) & Cyber-physical Systems (CPS)

Best practice in participation in ECSEL Calls. Recommendations to prospective Bulgarian participants.

Future Production and new materials in the Industry

Software development and Integration in Robotics (SDIR V) Tutorial on Component-based Robotics Software Engineering

IoSense Spring School 2019

Analog Custom Layout Engineer

WorldDAB Automotive 2017 DAB+ in the dashboard: Today, tomorrow and in the future

SIG: Data-Driven Cognitive Networks (D 2 CN) Li-Chun Wang, Department of Electrical and Computing Engineering, National Chiao Tung University

Standardised Ground Data Systems Implementation: A Dream?

COMPARE 2012 Comparative Empirical Evaluation of Reasoning Systems

Scaling up & Replication of Smart City and Community Plans

A Workshop on: The Frontiers of Mechanistic Data-Driven Modeling for Additive Manufacturing

Exascale Initiatives in Europe

Programming and Optimization with Intel Xeon Phi Coprocessors. Colfax Developer Training One-day Boot Camp

NRC Workshop on NASA s Modeling, Simulation, and Information Systems and Processing Technology

CNSM Welcome Messages

TRUDEVICE TH WORKSHOP ON SECURE HARDWARE AND SECURITY EVALUATION September 17 th, 2015, Saint- Malo, France

» Facing the Smart Future «

Second Workshop on Pioneering Processor Paradigms (WP 3 )

Significant Reduction of Validation Efforts for Dynamic Light Functions with FMI for Multi-Domain Integration and Test Platforms

DVT Research Group A joint research group between Ilmenau University of Technology and Fraunhofer Institute for Integrated Circuits IIS

Invitation for involvement: NASA Frontier Development Lab (FDL) 2018

Document downloaded from:

Software Quality Days 2019 January 15 th -18 th 2019, Vienna, Austria

High Performance Computing i el sector agro-alimentari Fundació Catalana per la Recerca CAFÈ AMB LA RECERCA

WISE-SPL: Bringing Multi-tenancy to the Weather InSights Environment System

LEADING DIGITAL TRANSFORMATION AND INNOVATION. Program by Hasso Plattner Institute and the Stanford Center for Professional Development

CALL FOR PAPERS. embedded world Conference. -Embedded Intelligence- embedded world Conference Nürnberg, Germany

Computer Architecture A Quantitative Approach

RecTour Workshop on Recommenders in Tourism Boston, MA, USA, September 15 th, 2016

DAC 2016 Workshop on System-to-Silicon Performance Modeling and Analysis Power, Temperature and Reliability

Parallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir

LEADING DIGITAL TRANSFORMATION AND INNOVATION. Program by Hasso Plattner Institute and the Stanford Center for Professional Development

Intelligent Buildings Remote Monitoring Using PI System at the VSB - Technical University of Ostrava Jan Vanus

High Performance Computing Facility for North East India through Information and Communication Technology

The Bump in the Road to Exaflops and Rethinking LINPACK

Overall Agenda. 10:00 10:45 Round Table: Technological Challenges in Industrie 4.0 and Industrie du Futur

High-Speed Stochastic Circuits Using Synchronous Analog Pulses

computational social networks 5th pdf Computational Social Networks Home page Computational Social Networks SpringerLink

October 6, 2017 DEEP LEARNING TOP 5. Insights into the new computing model

276 About the Authors

THE NEXT WAVE OF COMPUTING. September 2017

DIGITALISING MANUFACTURING CONFERENCE 2017

Korean Grand Plan for Industrial SuperComputing

4th CTIF Global Capsule (CGC) Workshop

Cognitronics: Resource-efficient Architectures for Cognitive Systems. Ulrich Rückert Cognitronics and Sensor Systems.

Business plan seminar Kick-off Welcome! UnternehmerTUM

HORIZON Intelligent cross-linked and flexible process chain

The Hessian competence center for high performance computing (

Introduction and SPACEKIDS Overview

Doctoral College Environmental Informatics

Transcription:

4th Workshop on Runtime and Operating Systems for the Many-core Era (ROME 2016) held in conjunction with Euro-Par 2016 Carsten Clauss, Stefan Lankes

Topics of interest Idea Predecessor: MARC Symposium 2012 Topic: New hardware trends (e. g. SCC) Consequences for the Runtime Summary of the CfP New approaches for operating systems on novel many-core architectures Virtualization solutions to deal with hardware limitations on many-cores Message-passing interfaces and middleware for many-core systems Heterogeneity- and/or hierarchy-aware many-core middleware Concepts and methods for exploiting deep memory hierarchies Operating system extensions for non-volatile memory support 2 of 10 ROME 2016 Carsten Clauss, Stefan Lankes ACS

Thanks to the PC Jens Breitbart, TU München André Brinkmann, Johannes Gutenberg Universität Christos Kartsaklis, Oak Ridge National Laboratory Florian Kluge, Universität Augsburg Timothy G. Mattson, Intel Labs Jörg Nolte, BTU Cottbus Lena Oden, Argonne National Laboratory Antonio J. Peña, Barcelona Supercomputing Center Andreas Polze, Hasso-Plattner-Institute Pablo Reble, RWTH Aachen University Bettina Schnor, University of Potsdam Oliver Sinnen, University of Auckland Christian Terboven, RWTH Aachen University Josef Weidendorfer, TU München Carsten Weinhold, TU Dresden 3 of 10 ROME 2016 Carsten Clauss, Stefan Lankes ACS

Agenda Session 1 (13:30 13:35) Welcome speech and announcements Keynote by Rolf Riesen: Extreme-Scale Operating Systems Short break 4 of 10 ROME 2016 Carsten Clauss, Stefan Lankes ACS

Agenda Session 2 (14:30-16:00) Mathias Gottschlag and Frank Bellosa: Reducing Response Time with Preheated Caches Randolf Rotta, Robert Kuban, Mark Simon Schöps and Jörg Nolte: Dealing with Layers of Obfuscation in pseudo-uniform Memory Architectures Suyang Zhu, Sunita Chandrasekaran, Peng Sun, Barbara Chapman, Marcus Winter and Tobias Schuele: Exploring Task Parallelism for Heterogeneous Systems Using Multicore Task Management API Coffee break 5 of 10 ROME 2016 Carsten Clauss, Stefan Lankes ACS

Agenda Session 3 (16:30-17:30) Jens Breitbart, Simon Pickartz, Josef Weidendorfer and Antonello Monti: Viability of Virtual Machines in HPC Josef Weidendorfer: DBrew A library for dynamic binary rewriting (invited talk) 6 of 10 ROME 2016 Carsten Clauss, Stefan Lankes ACS

Announcements Meet the session chair at coffee break before your session starts Send your slides to me (slankes@eonerc.rwth-aachen.de) to publish on the web-site Copy your slides on our laptop (MS Powerpoint & Adobe Reader) Test the equipment at coffee break 25 minutes per talk + 5 minutes questions 7 of 10 ROME 2016 Carsten Clauss, Stefan Lankes ACS

DBrew A library for dynamic binary rewriting (Invited talk) Josef Weidendorfer Senior researcher at the chair of computer architecture at Technische Universität München (TUM). Ph.D. from TUM in 2003 for research on load balancing issues in car crash simulation on industrial code (PamCrash, ESI) at BMW AG. Since then working on performance analysis tools using architecture simulation (KCachegrind) and corresponding cache optimization methods (e. g. DFG DiME project) Recent research involves accelerators and heterogeneous computing, corresponding tuning of data structures, as well as code generation techniques. 8 of 10 ROME 2016 Carsten Clauss, Stefan Lankes ACS

Extreme-Scale Operating Systems (Keynote) Rolf Riesen Currently software architect for the multi operating system (mos) project at Intel Twenty-five years of experience in researching, developing, and deploying software for massively parallel processors Key member of the Sandia National Laboratory and University of New Mexico team Creation of lightweight kernels and the Portals message passing interface Breaking the teraflops barrier in 1997 with ASCI Red supercomputer His research ideas have enabled HPC systems for almost twenty years SUNMOS on an ncube 2 Catamount OS on the Cray/Sandia Red Storm system After that he focused his research on simulation and fault tolerance for extreme. Between 2011 and 2014 he worked for IBM Research laboratory in Dublin, Ireland. 9 of 10 ROME 2016 Carsten Clauss, Stefan Lankes ACS

Thank you for your kind attention! Carsten Clauss, Stefan Lankes slankes@eonerc.rwth-aachen.de Institute for Automation of Complex Power Systems E.ON Energy Research Center, RWTH Aachen University Mathieustraße 10 52074 Aachen, Germany www.acs.eonerc.rwth-aachen.de