Microelectronics Circuit Analysis and Design

Similar documents
Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

55:041 Electronic Circuits

Microelectronics Circuit Analysis and Design

55:041 Electronic Circuits

8. Characteristics of Field Effect Transistor (MOSFET)

Design cycle for MEMS

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

BJT Amplifier. Superposition principle (linear amplifier)

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

4.5 Biasing in MOS Amplifier Circuits

Digital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.

Session 10: Solid State Physics MOSFET

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Improved Inverter: Current-Source Pull-Up. MOS Inverter with Current-Source Pull-Up. What else could be connected between the drain and V DD?

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 22, 2001

(a) Current-controlled and (b) voltage-controlled amplifiers.

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. October 25, 2005

Device Technology( Part 2 ): CMOS IC Technologies

MOS Field Effect Transistors

ES 330 Electronics II Homework # 6 Soltuions (Fall 2016 Due Wednesday, October 26, 2016)

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

EE70 - Intro. Electronics

ECEN325: Electronics Summer 2018

Device Technologies. Yau - 1

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits

Gechstudentszone.wordpress.com

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Field Effect Transistors

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

ECE/CoE 0132: FETs and Gates

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Digital circuits. Bởi: Sy Hien Dinh

I E I C since I B is very small

2. Introduction to MOS Amplifiers: Transfer Function Biasing & Small-Signal-Model Concepts

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

Solid State Device Fundamentals

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Shorthand Notation for NMOS and PMOS Transistors

Semiconductor Physics and Devices

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

Three Terminal Devices

CMOS VLSI Design (A3425)

Today's Goals. Finish MOS transistor Finish NMOS logic Start CMOS logic

INTRODUCTION TO ELECTRONICS EHB 222E

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

EE301 Electronics I , Fall

IENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET)

Homework Assignment 07

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

C H A P T E R 5. Amplifier Design

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Field Effect Transistors (FET s) University of Connecticut 136

Design and Simulation of Low Voltage Operational Amplifier

Chapter 2 : Semiconductor Materials & Devices (II) Feb

Microelectronic Circuits

MOSFET & IC Basics - GATE Problems (Part - I)

Building Blocks of Integrated-Circuit Amplifiers

Lecture 33: Context. Prof. J. S. Smith

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Homework Assignment 07

6.012 Microelectronic Devices and Circuits

EE105 Fall 2015 Microelectronic Devices and Circuits

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

problem grade total

Lecture 3: Transistors

Lecture 14. FET Current and Voltage Sources and Current Mirrors. The Building Blocks of Analog Circuits - IV

Building Blocks of Integrated-Circuit Amplifiers

Part II: The MOS Transistor Technology. J. SÉE 2004/2005

Microelectronics Circuit Analysis and Design

MOS TRANSISTOR THEORY

Electronic Circuits II - Revision

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

Field-Effect Transistors

INTRODUCTION: Basic operating principle of a MOSFET:

Common-Source Amplifiers

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

Laboratory #5 BJT Basics and MOSFET Basics

UNIT I BIASING OF DISCRETE BJT AND MOSFET PART A

Course Outline. 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)

Reading. Lecture 33: Context. Lecture Outline. Chapter 9, multi-stage amplifiers. Prof. J. S. Smith

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)

ECE315 / ECE515 Lecture 8 Date:

Microelectronics Circuit Analysis and Design. Differential Amplifier Intro. Differential Amplifier Intro. 12/3/2013. In this chapter, we will:

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

FET. FET (field-effect transistor) JFET. Prepared by Engr. JP Timola Reference: Electronic Devices by Floyd

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

Transcription:

Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor Neamen Microelectronics, 4e Chapter 3-1 In this chapter, we will: Study and understand the operation and characteristics of the various types of MOSFETs. Understand and become familiar with the dc analysis and design techniques of MOSFET circuits. Examine three applications of MOSFET circuits. Investigate current source biasing of MOSFET circuits, such as those used in integrated circuits. Analyze the dc biasing of multistage or multitransistor circuits. Understand the operation and characteristics of the junction field-effect transistor, and analyze the dc response of JFET circuits. Neamen Microelectronics, 4e Chapter 3-2 1

Basic Structure of MOS Capacitor Neamen Microelectronics, 4e Chapter 3-3 MOS Capacitor Under Bias: Electric Field and Charge Parallel lplate capacitor Negative gate bias: Holes attracted to gate Positive gate bias: Electrons attracted to gate Neamen Microelectronics, 4e Chapter 3-4 2

Schematic of n-channel Enhancement Mode MOSFET Neamen Microelectronics, 4e Chapter 3-5 Basic Transistor Operation Before electron inversion layer is formed After electron inversion layer is formed Neamen Microelectronics, 4e Chapter 3-6 3

Basic Transistor Operation Neamen Microelectronics, 4e Chapter 3-7 Current Versus Voltage Characteristics: Enhancement-Mode nmosfet Neamen Microelectronics, 4e Chapter 3-8 4

Family of i D Versus v DS Curves: Enhancement-Mode nmosfet Neamen Microelectronics, 4e Chapter 3-9 p-channel Enhancement-Mode MOSFET Neamen Microelectronics, 4e Chapter 3-10 5

Symbols for n-channel Enhancement-Mode MOSFET Neamen Microelectronics, 4e Chapter 3-11 Symbols for p-channel Enhancement-Mode MOSFET Neamen Microelectronics, 4e Chapter 3-12 6

n-channel Depletion-Mode MOSFET Neamen Microelectronics, 4e Chapter 3-13 Family of i D Versus v DS Curves: Depletion-Mode nmosfet Symbols Neamen Microelectronics, 4e Chapter 3-14 7

p-channel Depletion- Mode MOSFET Symbols Neamen Microelectronics, 4e Chapter 3-15 Cross-Section of nmosfet and pmosfet Both transistors are used in the fabrication of CMOS circuitry. Neamen Microelectronics, 4e Chapter 3-16 8

Summary of I-V Relationships Region NMOS PMOS Nonsaturation v DS <v DS (sat) v SD <v SD (sat) i D 2 2 K [2( v V ) v v ] i K [2( v V ) v v ] n GS Saturation v DS >v DS (sat) v SD >v SD (sat) i D K TN DS n[ vgs VTN 2 ] DS D i D p K p SG TP SD [ v VTP ] SG 2 SD Transition Pt. v DS (sat) = v GS -V TN v SD (sat) = v SG + V TN Enhancement Mode Depletion Mode V TN > 0V V TN < 0V V TP < 0V V TP > 0V Neamen Microelectronics, 4e Chapter 3-17 Conduction Parameters NMOSFET K n W nc L ox k ' n W L PMOSFET K p W pc L ox k ' p W L where: C ox o t ox Neamen Microelectronics, 4e Chapter 3-18 9

Channel Length Modulation: Early Voltage Neamen Microelectronics, 4e Chapter 3-19 Body Effect Neamen Microelectronics, 4e Chapter 3-20 10

Subthreshold Condition Neamen Microelectronics, 4e Chapter 3-21 NMOS Common-Source Circuit Neamen Microelectronics, 4e Chapter 3-22 11

PMOS Common-Source Circuit Neamen Microelectronics, 4e Chapter 3-23 Load Line and Modes of Operation: NMOS Common-Source Circuit Neamen Microelectronics, 4e Chapter 3-24 12

Problem-Solving Technique: NMOSFET DC Analysis 1. Assume the transistor is in saturation. a. V GS > V TN, I D > 0, & V DS V DS (sat) 2. Analyze circuit using saturation I-V relations. 3. Evaluate resulting bias condition of transistor. a. If V GS < V TN, transistor is likely in cutoff b. If V DS < V DS( (sat), transistor is likely in nonsaturation region 4. If initial assumption is proven incorrect, make new assumption and repeat Steps 2 and 3. Neamen Microelectronics, 4e Chapter 3-25 Enhancement Load Device K n = 1mA/V 2 V TN = 1V Neamen Microelectronics, 4e Chapter 3-26 13

Circuit with Enhancement Load Device and NMOS Driver M L is always in saturation. M D can be biased either in saturation or nonsaturation region. Neamen Microelectronics, 4e Chapter 3-27 Voltage Transfer Characteristics: NMOS Inverter with Enhancement Load Device v I < V TN v I > V TN Neamen Microelectronics, 4e Chapter 3-28 14

NMOS Inverter with Depletion Load Device Neamen Microelectronics, 4e Chapter 3-29 CMOS Inverter Neamen Microelectronics, 4e Chapter 3-30 15

2-Input NMOS NOR Logic Gate V 1 (V) V 2 (V) V O (V) 0 0 High 5 0 Low 0 5 Low 5 5 Low Neamen Microelectronics, 4e Chapter 3-31 MOS Small-Signal Amplifier Neamen Microelectronics, 4e Chapter 3-32 16

Current Mirrors Neamen Microelectronics, 4e Chapter 3-33 2-Stage Cascade Amplifier Source follower Common-source Neamen Microelectronics, 4e Chapter 3-34 17

NMOS Cascode Circuit Neamen Microelectronics, 4e Chapter 3-35 Cross Section of n-channel Junction Field Effect Transistor (JFET) Neamen Microelectronics, 4e Chapter 3-36 18

Cross Section of n-channel MESFET Neamen Microelectronics, 4e Chapter 3-37 19