Semiconductor Back-Grinding

Similar documents
Fraunhofer IZM Workshop November 25, 2002 Thin Semiconductor Devices

SEMICONDUCTORS MATERIALS AND CERAMICS

Accessories for the Model 920 Lapping and Polishing Machine

Basic function of head = reading information on the hard disc. Magnetic head mounted to a SS suspension arm. Hard Disc Air gap (

ASAHI DIAMOND. SILICON PROCESSING TOOLS for SEMICONDUCTORS SEMICONDUCTOR B-52-1

ABRASIVE CATALOGS. Application: Weld dressing Cutting off smoothing of Casting Can be applied on various kind of Steel and non-ferrous materials

Fine grinding of silicon wafers: designed experiments

Why Dressing. Pushing. Free penetrating

Standard Operating Manual

INTRODUCTION TO GRINDING PROCESS

Grinding and Polishing of Glass Samples for Cross Section Determination of Water Uptake

EE 330 Lecture 7. Design Rules. IC Fabrication Technology Part 1

CMP for More Than Moore

Flange Design & Maintenance

SILICON WAFERS ROTATION GRINDING METHOD AND SURFACE GRINDING ON A ROTARY TABLE

Die Prep Considerations for IC Device Applications CORWIL Technology 1635 McCarthy Blvd Milpitas, CA 95035

Looking for a small band saw? The Ellis 1100 band saw might be just what you are looking for.

Thinning of IC chips

Setting up and Using Digital Micrometer Controlled Lapping Fixtures

Dicing Through Hard and Brittle Materials in the Micro Electronic Industry By Gideon Levinson, Dicing Tools Product Manager

Okamoto Machine Tool Works, LTD. June 22, th SEMATECH Symposium Japan 1

A GRINDING-BASED MANUFACTURING METHOD FOR SILICON WAFERS: GENERATION MECHANISMS OF CENTRAL BUMPS ON GROUND WAFERS

grinding & polishing 39

Standard Operating Manual

TEM SAMPLE-PREPARATION PROCEDURES FOR THIN-FILM MATERIALS

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

RECOMMENED TOOLS FOR MACHINING COUNTERTOPS

B. Flip-Chip Technology

Electron Microscopy Sciences

SOLDER BUMP FLIP CHIP BONDING FOR PIXEL DETECTOR HYBRIDIZATION

Hornsby Woodworking Men s Shed. Guide to the Shed s Woodworking Machines

32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family

Micro Automation- Model 1006 Dicing Saw Instructions. Serial # Rev 2 ( R.DeVito) Location Chase 1

Abrasive Machining and Finishing Operations

1 SELECT suitable material. It takes time to cut a cab. Don t waste it on rubbish.

MACHINE TOOLS GRINDING MACHINE TOOLS

An improved technique for producing thin rock-sections.

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

MANUFACTURING TECHNOLOGY

Two major features of this text

Fabricating 2.5D, 3D, 5.5D Devices

MICRO-SWISS Dicing Blades for 4 -Spindles. minitron. electronik gmbh

Ultra-thin Die Characterization for Stack-die Packaging

Roughing vs. finishing

Mobile Electrostatic Carrier (MEC) evaluation for a GaAs wafer backside manufacturing process

Improved Cooling unit with Automatic Temperature Controller for Enhancing the Life of Ice Bonded Abrasive Polishing Tool

Advances in stacked-die packaging

From Sand to Silicon Making of a Chip Illustrations May 2009

Clamping filigree parts

A new tool for next generation power semiconductors

INTEGRATED CIRCUIT ENGINEERING

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

MILLING and GRINDING MACHINES Machine Tools

New Lasers Improve Glass Cutting Methods

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

Optimization of Process Parameters to Achieve Nano Level Surface Quality on Polycarbonate

An Introduction of Strip Chopping Cut Method to Establish a Robust Strip Based Dicing Process on Tape Dicing Concept

Prediction of subsurface damage depth of ground brittle materials by surface profiling. Jiwang Yan* and Tsunemoto Kuriyagawa

Processes for Flexible Electronic Systems

MultiPrep Procedure. Backside Thinning of a Flip-Chip Device G. D. Liechty, C. A. Smith, Allied High Tech Products, Inc.

Etching Small Samples and the Effects of Using a Carrier Wafer STS ICP-RIE

Makrolon Solid Polycarbonate Sheets

Grinding Processes, A Review

MASW P. SURMOUNT PIN Diode Switch Element with Thermal Terminal. Features. Description. Ordering Information 2.

Advances in Laser Micro-machining for Wafer Probing and Trimming

Chapter 11 Testing, Assembly, and Packaging

A Study on Pore-forming Agent in the Resin Bond Diamond Wheel Used for Silicon Wafer Back-grinding

Chapter 26 Abrasive Machining Processes. Materials Processing ABRASIVE MACHINING 10/11/2014. MET Manufacturing Processes

How to use a Touch Up Bottle & Brush

Diverse Lasers Support Key Microelectronic Packaging Tasks

Trade of Sheet Metalwork. Module 3: Thermal Processes Unit 13: MMA Butt Weld Flat Position Phase 2

NON-TRADITIONAL MACHINING PROCESSES ULTRASONIC, ELECTRO-DISCHARGE MACHINING (EDM), ELECTRO-CHEMICAL MACHINING (ECM)

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

No soft touch only automated systems can boost productivity and quality when lapping/polishing fragile GaAs wafers

Quality Improvement in Drilling Silicon by Using Micro Laser Assisted Drilling

Diamond wire sawing Influence of sawing parameters on wafer surfaces and decreasing wire consumption

Precision Machining by Optical Image Type Tool Measurement System

OptiSonic: The Latest in Ultrasonic Machining Technology. Ron Colavecchia 11/10/2016

21 rue La Noue Bras de Fer Nantes - France Phone : +33 (0) w7-foldite :

Pferd CC Grind grinding discs

Finishing Process. By Prof.A.Chandrashekhar

Wirebond challenges in QFN. Engineering Team - Wire bond section SPEL Semiconductor Limited

SMAW LESSON #1: Initiating and maintaining an arc using the scratch start method

TAIPRO Engineering. Speaker: M. Saint-Mard Managing director. TAIlored microsystem improving your PROduct

Electronic materials and components-semiconductor packages

PRECISION CUTTING MICRACUT 202

STC Hydraulic grinding milling machine for cylinder heads and blocks. BERCO S.p.A. A Company of ThyssenKrupp

GRINDING MOULDER AND PLANER KNIVES

Tape Automated Bonding

Compression Molding. Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications

Sink BULL INSTRUCTION MANUAL. with Rapid Z -CUT & Rapid Z -DRUM

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

Saw, Files, Grinders and Brushes

PRINTED CIRCUIT BOARD (PCB) MICRO-SECTIONING FOR QUALITY CONTROL

Simultaneous double side grinding of silicon wafers: a mathematical study on grinding marks

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

ColorCore Laminate: Fabrication

LE-9000 Trouble Shooting FAQ created 3/7/2006

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

Drill Bit Sharpening Attachment. Parts

Transcription:

Semiconductor Back-Grinding The silicon wafer on which the active elements are created is a thin circular disc, typically 150mm or 200mm in diameter. During diffusion and similar processes, the wafer may become bowed, but wafers for assembly are normally stress relieved and can be regarded as flat. Frequently there will be a departure from roundness, with a flat or notch indicating crystal orientation. The grinding process A typical wafer supplied from the wafer fab is 600 750µm thick. This thickness is determined by the stresses during processing, and the requirements for handling robustness. However, for most IC assembly uses the wafer thickness is reduced to around 50% of this, partly for mechanical reasons, but also to improve thermal transfer. Dice for other applications are frequently thinner: Integrated circuits for Smart cards are normally 180µm thick, to meet an overall thickness requirement and optimise mechanical strength. Small signal transistors are ground to around 150µm, because the die area may be as small as 350µm square. In the past, the slice would be waxed onto a support, and its reverse lapped. Current practice is to use vacuum or an adhesive tape to secure the wafer to the chuck, and reduce the thickness by grinding. As illustrated in Figure 1, a standard back grinder has a rotating work chuck, across the centre of which a rotating diamond cup wheel sweeps.

Downward movement of the spindle carrying the cup wheel removes material from the surface of the wafer, creating a flat surface. Figure 1: Schematic of a rotational grinder Obtaining uniformity of wafer thickness has become increasingly important. However, it is difficult to measure this in situ, so post-grinding measurements are made using a non-contact capacitative probe. The parameter normally assessed is Total Thickness Variation (as defined in ASTM Standard F533), where a typical target value is <1µm. Whilst the vertical displacement of the spindle is the main determinant of the thickness, fine control of the thickness distribution can be exercised by making very small angular adjustments to the spindle (in the range of 0.0001 ). In a practical machine, water is used to cool the wafer, and the thickness reduction is accomplished in two or three passes. Often the chuck will be

designed to traverse between two wheels, one with coarse and one with fine grit. Reducing stresses and flaws Stresses applied during encapsulation may crack the die and cause other stress-related failures. Optimised wafer strength is needed to ensure reliability during both fabrication and packaging. However, grinding anything inevitably leaves flaws on its surface, which can weaken both the wafer and the individual dice sawn from it. Given thermal or mechanical stress, these flaws may then spread into active regions, and may crack the die. Experiments have shown that there are significant differences in the degree of damage between normal grinding practice and an optimised process. Grinding is a complex process, and Figure 2 illustrates the parameters for a three-pass grinding operation. Lewis ground wafers to constant thickness under different conditions and then, using a three-point bend test mechanism, measured the break strength of dice from different locations on the wafer. His findings were consistent with the theory that, since silicon behaves much like glass, grinding scratches act as cleaving lines for the chip to break along.

Figure 2: The parameters for a wafer-grinding operation Table 1 summarises the effects that changes in parameters had on the wafer break strength. In general, wafer strength benefited from using fine wheel grits, increased wheel and chuck speeds, and reduced feed rates, even for the first two passes. However, changing grinder settings such as coarse feed rate can have a major impact on machine throughput. A compromise is therefore necessary between throughput and die strength, but Lewis found that a 45% die strength increase could be achieved without putting machine performance outside acceptable limits. Table 1: Effect of grinding parameters on wafer break strength The most significant factors are listed first in each column factors decreasing break strength factors increasing break strength increasing coarse thickness increasing finish feed rate increasing rapid feed rate increasing coarse feed rate decreasing finish wheel grit increasing coarse wheel grit increasing finish wheel rpm increasing work chuck rpm

increasing finish thickness Even after careful grinding, there will still be some damage to the wafer. This can be divided into two layers: the top layer, typically 5 7µm thick, is full of micro-cracks, which cause warpage and stress in the wafer; the second layer, 50 70µm thick, contains crystal dislocations, which cause degradation of some electrical properties. At least the top layer is usually removed by etching away perhaps 10 20µm of material, leaving a smooth but not polished finish, a process often referred to as SEZ-etch after the equipment used. If possible. probe testing is carried out after the back grinding operation. This ensures that parts damaged by the process are not transferred to bonding.