ECEN720: High-Speed Links Circuits and Systems Spring 2017

Similar documents
To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN720: High-Speed Links Circuits and Systems Spring 2017

To learn fundamentals of high speed I/O link equalization techniques.

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

56+ Gb/s Serial Transmission using Duobinary Signaling

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

Ultra-high-speed Interconnect Technology for Processor Communication

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

EQUALIZERS. HOW DO? BY: ANKIT JAIN

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

Lecture 3 Concepts for the Data Communications and Computer Interconnection

ECEN720: High-Speed Links Circuits and Systems Spring 2017

100 Gb/s: The High Speed Connectivity Race is On

ECEN 720 High-Speed Links Circuits and Systems

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission

Statistical Link Modeling

EE3723 : Digital Communications

08-027r2 Toward SSC Modulation Specs and Link Budget

10GBASE-T T Tutorial. SolarFlare Communications IEEE Kauai, Hawaii. November 11, 2002

ECEN 720 High-Speed Links: Circuits and Systems

ECEN620: Network Theory Broadband Circuit Design Fall 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Agenda

ECEN 620: Network Theory Broadband Circuit Design Fall 2012

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

Department of Electronics and Communication Engineering 1

High-Speed Links. Agenda : High Speed Links

Serial Data Transmission

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Modulation and Coding Tradeoffs

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

Toward SSC Modulation Specs and Link Budget

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

EE5713 : Advanced Digital Communications

QUESTION BANK SUBJECT: DIGITAL COMMUNICATION (15EC61)

2120 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 9, SEPTEMBER /$ IEEE

Towards 100G over Copper

COMPUTER COMMUNICATION AND NETWORKS ENCODING TECHNIQUES

Line Coding for Digital Communication

EE273 Lecture 6 Introduction to Signaling January 28, 2004

EITF25 Internet Techniques and Applications L2: Physical layer. Stefan Höst

Project: IEEE P Working Group for Wireless Personal Area Networks N

Lecture 9, ANIK. Data converters 1

Partial Response Signaling for Backplane Applications

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

Differential Signal and Common Mode Signal in Time Domain

Revision of Wireless Channel

Digital Communication - Pulse Shaping

QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable. Motivation for Using QAM

Department of Electronics & Telecommunication Engg. LAB MANUAL. B.Tech V Semester [ ] (Branch: ETE)

High Speed Digital Design & Verification Seminar. Measurement fundamentals

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

Lecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Stefan Savage

Ș.l. dr. ing. Lucian-Florentin Bărbulescu

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

5Gbps Serial Link Transmitter with Pre-emphasis

Module 12 : System Degradation and Power Penalty

TSEK02: Radio Electronics Lecture 2: Modulation (I) Ted Johansson, EKS, ISY

Text Book: Simon Haykin & Michael Moher,

Lecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Alex C. Snoeren

OIF CEI 6G LR OVERVIEW

Xilinx Answer Link Tuning For UltraScale and UltraScale+

Lecture 10 Performance of Communication System: Bit Error Rate (BER) EE4900/EE6720 Digital Communications

EIE 441 Advanced Digital communications

ECEN 720 High-Speed Links: Circuits and Systems. Lab3 Transmitter Circuits. Objective. Introduction. Transmitter Automatic Termination Adjustment

A 5-8 Gb/s Low-Power Transmitter with 2-Tap Pre-Emphasis Based on Toggling Serialization

EEE482F: Problem Set 1

Data and Computer Communications. Chapter 3 Data Transmission

UNIT TEST I Digital Communication

Using Raised Cosine Filter to Reduce Inter Symbol Interference in OFDM with BPSK Technique

Using Frequency Diversity to Improve Measurement Speed Roger Dygert MI Technologies, 1125 Satellite Blvd., Suite 100 Suwanee, GA 30024

Precoding proposal for PAM4

EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001

High-speed Integrated Circuits for Silicon Photonics

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

Chapter 9. Digital Communication Through Band-Limited Channels. Muris Sarajlic

EEE 309 Communication Theory

40 AND 100 GIGABIT ETHERNET CONSORTIUM

Any signal can be decomposed as the sum of orthogonal waveforms (basis functions) Successive transmitted symbols bl interfere with each other

Another way to implement a folding ADC

Lecture Fundamentals of Data and signals

A 24Gb/s Software Programmable Multi-Channel Transmitter

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

Chip-to-module far-end TX eye measurement proposal

Transcription:

ECEN72: High-Speed Links Circuits and Systems Spring 217 Lecture 4: Channel Pulse Model & Modulation Schemes Sam Palermo Analog & Mixed-Signal Center Texas A&M University

Announcements & Agenda Lab 1 Report and Prelab 2 due Feb. 6 ISI Channel pulse model Peak distortion analysis Compare NRZ, PAM-4, and Duobinary modulation Reference material for this lecture Peak distortion analysis paper by Casper (posted on web) Notes from H. Song, Arizona State Papers posted on PAM-4 and duobinary modulation 2

Inter-Symbol Interference (ISI) Previous bits residual state can distort the current bit, resulting in inter-symbol interference (ISI) ISI is caused by Reflections, Channel resonances, Channel loss (dispersion) Pulse Response y 1 t c 1 t ht c 1 t ht c 1 t y 1 t 3

NRZ Data Modeling An NRZ data stream can be modeled as a superposition of isolated 1 s and s Data = 111 1 Symbol 1 t ut kt ut k c k 1 T Symbol c t k c 1 t k [Song] where u t 1 t t 4

NRZ Data Modeling An NRZ data stream can be modeled as a superposition of isolated 1 s and s V i dk t c t k k [Song] 5

Channel Response to NRZ Data Channel response to NRZ data stream is equivalent to superposition of isolated pulse responses [Song] V o t dk t H c t H V i k dk k y t kt k 6

Channel Pulse Response cursor y d k t c d t ht k post-cursor ISI pre-cursor ISI y (1) (t) sampled relative to pulse peak: [.3.36.54.165.65.33.2.12.9 ] k =[ -2 1 1 2 3 4 5 6 ] By Linearity: y () (t) =-1*y (1) (t) 7

Channel Data Stream Response Input Data Stream Pulse Responses Channel Response 8

Channel FIR Model t c 1 H 1 1 c t y t t c 1 a D is the delay from the channel input to the output pulse peak H 1 1 c t y t a -1 a 1 a 2 a3 y (1) (t) sampled relative to pulse peak: [.3.36.54.165.65.33.2.12.9 ] a =[ a -2 a -1 a a 1 a 2 a 3 a 4 a 5 a 6 ] 9

Peak Distortion Analysis Can estimate worst-case eye height and data pattern from pulse response Worst-case 1 is summation of a 1 pulse with all negative non k= pulse responses s 1 (1) dk t y t y t kt y tkt k k Worst-case is summation of a pulse with all positive non k= pulse responses s () dk t y t y t kt y tkt k k 1

Peak Distortion Analysis s Worst-case eye height is s 1 (t)-s (t) (1) () t s t s t y t y t 1 s dk dk y t kt y t kt y tkt y tkt k k k k () (1) Because y t y t 1 (1) 1 1 t 2 y t y t kt y t kt y tkt y tkt k k k k 1 pulse worstcase 1 edge 1 pulse worstcase edge If symmetric 1 and pulses (linearity), then only positive pulse response is needed 11

Peak Distortion Analysis Example 1 s k k k k y (1) t.54 1 t kt y tkt y y 1 t kt y tkt.7.389 t 2.54.7.389. 288 12

Worst-Case Bit Pattern Pulse response can be used to find the worst-case bit pattern Pulse a... a 2 a 1 a a1 a2 a3 a4 a5 a6... Flip pulse matrix about cursor a and the bits are the inverted sign of the pulse ISI - sign a sign( a ) sign( a ) sign( a ) sign( a ) sign( a ) 1 sign( a ) sign( a )...... 6 5 4 3 2 1 1 2 Worst-Case Bit Pattern Eye 1kbits Eye 13

Peak Distortion Analysis Example 2 s k k k k y (1) t.426 1 t kt y tkt y y 1 t kt y tkt.53.542 t 2.426.53.542. 338 14

Modulation Schemes Binary, NRZ, PAM-2 Simplest, most common modulation format PAM-4 Transmit 2 bits/symbol Less channel equalization and circuits run ½ speed Duobinary xnxn1 w n Allows for controlled ISI, symbol at RX is current bit plus preceding bit Results in less channel equalization No Pre-Coding Case 1 1 11 1 1, if x[n-1]=1 1, if x[n-1]= OR, if x[n-1]=1, if x[n-1]= 15

Modulation Frequency Spectrum Majority of signal power in 1GHz bandwidth Majority of signal power in.5ghz bandwidth Majority of signal power in.5ghz bandwidth 16

Nyquist Frequency Nyquist bandwidth constraint: The theoretical minimum required system bandwidth to detect R S (symbols/s) without ISI is R S /2 (Hz) Thus, a system with bandwidth W=1/2T=R S /2 (Hz) can support a maximum transmission rate of 2W=1/T=R S (symbols/s) without ISI 1 2T RS 2 W RS W 2 (symbols/s/hz) For ideal Nyquist pulses (sinc), the required bandwidth is only R S /2 to support an R S symbol rate Modulation Bits/Symbol Nyquist Frequency NRZ 1 R s /2=1/2T b PAM-4 2 R s /2=1/4T b Duobinary is not Nyquist signaling, as it employs controlled ISI for reduced signal bandwidth 17

NRZ vs PAM-4 PAM-4 should be considered when Slope of channel insertion loss (S 21 ) exceeds reduction in PAM-4 eye height Insertion loss over an octave is greater than 2*log1(1/3)=-9.54dB On-chip clock speed limitations 18

PAM-4 Receiver 3x the comparators of NRZ RX [Stojanovic JSSC 25] 19

NRZ vs PAM-4 Desktop Channel Loss at 5GHz = -7.5dB Loss at 2.5GHz = -4.8dB Eyes are produced with 4-tap TX FIR equalization Loss in the octave between 2.5 and 5GHz is only 2.7dB NRZ has better voltage margin 2

NRZ vs PAM-4 T2 Server Channel Loss at 2.5GHz = -11.1dB Loss at 5GHz = -26.9dB Eyes are produced with 4-tap TX FIR equalization Loss in the octave between 2.5 and 5GHz is 15.8dB PAM-4 might be a better choice 21

Multi-Level PAM Challenges Receiver complexity increases considerably 3x input comparators (2-bit ADC) Input signal is no longer self-referenced at V differential Need to generate reference threshold levels, which will be dependent on channel loss and TX equalization CDR can display extra jitter due to multiple zero crossing times Smaller eyes are more sensitive to cross-talk due to maximum transitions Advanced equalization (DFE) can allow NRZ signaling to have comparable (or better) performance even with >9.5dB loss per octave 22

Duobinary Signaling xn xn 1 w n [NEC ISSCC 25 & 29] Binary (1, -1) x n TX EQ Channel RX EQ wn Duobinary (2,, -2) 23

Duobinary Signaling w/ Precoder [Lee JSSC 28] With precoder, middle signal at the receiver maps to a 1 and high and low signal maps to a Precoder allows for binary signal out of transmitter resulting in a power gain Channel can be leveraged to aid in duobinary pulse shaping Eliminates error propagation at receiver Similar performance to using a 1-tap loopunrolled DFE at RX [NEC ISSCC 25] 24

1Gb/s Modulation Comparisons [Sinsky MTT 25] Channel input = 6mV pp 2-tap TX FIR equalization Both duobinary and PAM-4 perform better With more equalization NRZ will be more competitive 25

Modulation Take-Away Points Loss-slope guidelines are a good place to start in consideration of alternate modulation schemes More advanced modulation trades-off receiver complexity versus equalization complexity Advanced modulation challenges Peak TX power limitations Setting RX comparator thresholds and controlling offsets CDR complexity Crosstalk sensitivity (PAM-4) Need link analysis tools that consider voltage, timing, and crosstalk noise to choose best modulation scheme for a given channel 26

Next Time Link Circuits Termination structures Drivers Receivers 27