EE 501 Lab 4 Design of two stage op amp with miller compensation

Similar documents
ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

You will be asked to make the following statement and provide your signature on the top of your solutions.

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

EE 501 Lab 11 Common mode feedback (CMFB) circuit

Design and Layout of Two Stage High Bandwidth Operational Amplifier

Chapter 12 Opertational Amplifier Circuits

You will be asked to make the following statement and provide your signature on the top of your solutions.

Basic OpAmp Design and Compensation. Chapter 6

DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

ISSN:

0.85V. 2. vs. I W / L

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

Revision History. Contents

G m /I D based Three stage Operational Amplifier Design

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Lecture 2: Non-Ideal Amps and Op-Amps

DESIGN OF TWO-STAGE CLASS AB CASCODE OP-AMP WITH IMPROVED GAIN

Lecture 330 Low Power Op Amps (3/27/02) Page 330-1

Design of Low Voltage Low Power CMOS OP-AMP

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

Design for MOSIS Education Program

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

Analog Integrated Circuits Fundamental Building Blocks

Design and Simulation of Low Dropout Regulator

Design of High-Speed Op-Amps for Signal Processing

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Experiment 8 Frequency Response

EE 501 Lab 10 Output Amplifier Due: December 10th, 2015

ECEN 474/704 Lab 6: Differential Pairs

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness

ISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor.

Lab 2: Discrete BJT Op-Amps (Part I)

Abstract :In this paper a low voltage two stage Cc. 1. Introduction. 2.Block diagram of proposed two stage operational amplifier and operation

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS

Analog Integrated Circuit Configurations

Solid State Devices & Circuits. 18. Advanced Techniques

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

AN increasing number of video and communication applications

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)

Problem 1. Final Exam Spring 2018 (Reposted 11p.m. on April 30)

I1 19u 5V R11 1MEG IDC Q7 Q2N3904 Q2N3904. Figure 3.1 A scaled down 741 op amp used in this lab

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

Rail to Rail Input Amplifier with constant G M and High Unity Gain Frequency. Arun Ramamurthy, Amit M. Jain, Anuj Gupta

Advanced Operational Amplifiers

Chapter 9: Operational Amplifiers

Friday, 1/27/17 Constraints on A(jω)

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

Operational Amplifiers

Federal Urdu University of Arts, Science & Technology Islamabad Pakistan THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB

Basic OpAmp Design and Compensation. Chapter 6

MOSFET Amplifier Biasing

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

Sensors & Transducers Published by IFSA Publishing, S. L.,

Operational Amplifiers

NOWADAYS, multistage amplifiers are growing in demand

Design of Rail-to-Rail Op-Amp in 90nm Technology

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications

Amplifiers Frequency Response Examples

James Lunsford HW2 2/7/2017 ECEN 607

Analog Integrated Circuit Design Exercise 1

Low Dropout Voltage Regulator Operation and Performance Review

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1

Homework Assignment 11

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

System on a Chip. Prof. Dr. Michael Kraft

Lecture #2 Operational Amplifiers

ECEN474: (Analog) VLSI Circuit Design Fall 2011

A new class AB folded-cascode operational amplifier

Input Stage Concerns. APPLICATION NOTE 656 Design Trade-Offs for Single-Supply Op Amps

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Op-Amp Simulation Part II

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

Experiment 1: Amplifier Characterization Spring 2019

Chapter 9: Operational Amplifiers

BUCK Converter Control Cookbook

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Advanced OPAMP Design

CMOS Operational-Amplifier

A CMOS Low-Voltage, High-Gain Op-Amp

Homework Assignment 07

Transcription:

EE 501 Lab 4 Design of two stage op amp with miller compensation Objectives: 1. Design a two stage op amp 2. Investigate how to miller compensate a two-stage operational amplifier. Tasks: 1. Build a two-stage operational amplifier as give in Fig. 1 to meet the following requirement without compensation <load cap =2 pf> a. DC Gain >= 55 db b. GB >= 50 MHz 2. Simulate the frequency response of this opamp without compensation. Record the value of DC gain, f -3dB, GBW, Unity Gain Frequency, Phase Margin. 3. Apply Miller compensation by connecting a capacitor C c from output to the input of second transconductance stage. Parametrically sweep the capacitance from 0 to 2C L to achieve the best UGF while achieving >= 50 º PM. Then repeat task2 In addition, report the compensation capacitance when you get 50 PM or above. (To achieve the best UGF, you may tweak the first stage current and/or input pair size. When you change the tail current, you may change the W/L of the tail transistor and the current mirror load transistors by the same percentage.) 4. Apply lead compensation by inserting a resistor R c in series with C c. Start with ½ the C c from step3, sweep R c parametrically to maximize UGF with >= 50 º PM. Try different values of Cc and repeat. After both Cc and Rc are optimized, repeat task 2. ( Same comments as in last paragraph apply here.) 5. Replace the resistor R c with a triode transistor with the same type as the second stage input transistor. Maximized UGF by sizing and biasing this transistor. A scheme for generating this bias voltage is provided as in figure 4.3. Then repeat task 2.

6. Comment on the comparisons you made. Draw some conclusions regarding the maximum UGF that can be achieved with various compensation methods Fig 1 Two Stage amplifier Fig 4.2 Two Stage amplifier with Miller compensation

Fig 4.3 Resistor replacement

Derivation Hints: The symbol for an operational amplifier is shown in Figure 4-4. The basic device has two inputs and a single output. A fully-differential version of the opamp is often used in high performance integrated circuit designs. Figure 4.4: Operational amplifier symbol The operational amplifier functions as a voltage amplifier. The relationship between the input and output voltage is given by: Vo = A V0 (Vi+ - Vi-) The amplifier has a high voltage gain (A V0 > 60dB for CMOS opamps). Due to the high gain, the linear region is very narrow. Figure 4-5 illustrates the typical inputoutput characteristic for an operational amplifier used with and without feedback. The open-loop plot shows the linear region is only a few millivolts wide. Fig4.5: Input-output characteristic for an opamp Due to the high gain and limited linear region, the opamp is commonly used in a negative feedback loop. Figure 4.5 shows also the input-output characteristic when the amplifier is used with feedback. Notice the closed-loop linear region consists of almost the entire input voltage range. The application of feedback reduces the non-linearity, but also reduces the voltage gain. The two-stage amplifier shown in Figure 4.2 is referred to as a Miller compensation opamp. The two stages create two significant poles which affect the stability of the system. Usually some form of compensation is required to assure the amplifier is unitygain stable. Additional gain stages can be employed to increase the gain, but this increases the stability problems and requires complex compensation techniques. The frequency response of an operational amplifier will be analyzed with help from a small-signal model of the structure. Figure 4.6 shows a small-signal model of the opamp.

Fig4.6: Operational amplifier small-signal model The capacitor Cin models the input capacitance of the opamp, which is due mostly from V gs. The subcircuit consisting of GmA, RA, and CA model the gain and frequency response of the input stage. The capacitance CA includes the input capacitance of the second stage and the output capacitance of the first stage. The components GmB, RB, and CB model the second stage. The load capacitor and resistor are also included in RB and CB. The transfer function of the small-signal model is given by: This transfer function assumes the source resistance is zero ohms. Notice the two poles are approximately equal. The capacitors CA and CB are dominated by Vgs, and RA and RB are the parallel connected small-signal r ds resistance. The pole-zero plot of this transfer function is illustrated in Figure 4.7. Figure 4.7 Pole-zero diagram for uncompensated opamp DueDue to the two poles being located close together, the system is unlikely to be unity-gain stable due to the large DC gain of an operational amplifier. Clearly, some form of compensation is required. The modified small-signal shown in 4.8 uses capacitor CC to compensate the frequency response of the opamp by splitting the distance between the two poles.

Figure 4.8 Operational amplifier small-signal model with compensation capacitor CC The transfer function for the operational amplifier with the compensation capacitor is: These simplifying assumptions hold because capacitance CB will include the capacitance of the load, and the compensation capacitance CC can be chosen to be the size of the load capacitor. Also, for the two-stage Opamp, capacitance CB will include the load capacitance CL. With the transfer function in factored form, we can find the open-loop DC gain, poles, and zero of the compensated opamp are given by: Notice the addition of the compensation capacitor C C caused the poles to separate. One pole moved closer to the origin by a factor of A V2 = g mb R B, while the other pole moved away from the origin by a factor of A V2. This compensation technique is called pole splitting. The pole-zero plot of this transfer function is illustrated in Figure 4.9. Also, notice the creation of a zero as a result of the transition path created by the capacitor. Figure 4.9: Pole-zero plot for a compensated opamp Using the compensated opamp in a feedback loop produces the following transfer function: The closed-loop transfer function using the compensated amplifier can be approximated by:

The effect of the above simplification on the system is to assume the dominant pole is at the origin. Notice that when the system is in open-loop ( = 0), the transfer function reduces to To assure the feedback system is unity-gain stable ( = 1), the phase margin must be examined. The phase margin is the amount of phase before phase inversion (180º) at the unity gain frequency. The expression for the phase margin is given by: The phase margin is improved by moving the non-dominant pole and zero to higher frequencies away from the unity-gain frequency. The phase margin can also be improved by using compensation techniques which place the zero in the left-half plane. The slew rate is determined by the compensation capacitance and the tail current: The performance characteristics of the two-stage amplifier are summarized below: ( ) ( ) ( ) ( )