Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution

Similar documents
A Novel Cascaded Multilevel Inverter Using A Single DC Source

Hybrid PWM switching scheme for a three level neutral point clamped inverter

Ripple Reduction Using Seven-Level Shunt Active Power Filter for High-Power Drives

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

A New Multilevel Inverter Topology with Reduced Number of Power Switches

Multilevel Current Source Inverter Based on Inductor Cell Topology

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

A New Multilevel Inverter Topology of Reduced Components

SVPWM Buck-Boost VSI

Voltage Balancing Control of Improved ZVS FBTL Converter for WECS

Levels of Inverter by Using Solar Array Generation System

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

Five Level Output Generation for Hybrid Neutral Point Clamped Inverter using Sampled Amplitude Space Vector PWM

CASCADED SWITCHED-DIODE TOPOLOGY USING TWENTY FIVE LEVEL SINGLE PHASE INVERTER WITH MINIMUM NUMBER OF POWER ELECTRONIC COMPONENTS

VOLTAGE REGULATION USING PHASE SHIFT MODULATION IN SINGLE-DC-SOURCE OR SOLAR VOLTAGE SOURCE USING CASCADED H-BRIDGE MULTILEVEL CONVERTERS

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Simulation and Experimental Results of 7-Level Inverter System

A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE

Seven-level cascaded ANPC-based multilevel converter

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES

PSPWM Control Strategy and SRF Method of Cascaded H-Bridge MLI based DSTATCOM for Enhancement of Power Quality

MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER

Harmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm

Hybrid Modulation Switching Strategy for Grid Connected Photovoltaic Systems

Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB

A Three Phase Seven Level Inverter for Grid Connected Photovoltaic System by Employing PID Controller

GRID CONNECTED HYBRID SYSTEM WITH SEPIC CONVERTER AND INVERTER FOR POWER QUALITY COMPENSATION

SPACE VECTOR PULSE WIDTH MODULATION SCHEME FOR INTERFACING POWER TO THE GRID THROUGH RENEWABLE ENERGY SOURCES

Hybrid Five-Level Inverter using Switched Capacitor Unit

Ripple Reduction Using Seven-Level Shunt Active Power Filter for High-Power Drives and Non- Linear Load System

ANALYSIS AND DESIGN OF HYBRID ACTIVE MULTI-LEVEL INVERTER TOPOLOGY FED INDUCTION MOTOR DRIVE

Harmonic Analysis Of Three Phase Diode Clamped Multilevel Inverters

Srinivas Dasam *, Dr. B.V.Sanker Ram **,A Lakshmisudha***

A NOVEL APPROACH TO ENHANCE THE POWER QUALITY USING CMLI BASED CUSTOM POWER DEVICES

11 LEVEL SWITCHED-CAPACITOR INVERTER TOPOLOGY USING SERIES/PARALLEL CONVERSION

Harmonic Reduction in Induction Motor: Multilevel Inverter

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

Modelling of Five-Level Inverter for Renewable Power Source

Implementation of Single Stage Three Level Power Factor Correction AC-DC Converter with Phase Shift Modulation

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

A Comparative Study of Different Topologies of Multilevel Inverters

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Modeling of New Multilevel Inverter Topology with reduced Number of Power Electronic Components

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter P. Iraianbu 1, M. Sivakumar 2,

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Speed control of Induction Motor drive using five level Multilevel inverter

A Five Level Inverter for Grid Connected PV System Employing Fuzzy Controller

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

Single-Phase Nine-Level Grid-Connected Inverter for Photo-Voltaic System

DC Link Capacitor Voltage Balance and Neutral Point Stabilization in Diode Clamped Multi Level Inverter

CAPACITOR VOLTAGE BALANCING IN SINGLE PHASE SEVEN-LEVEL PWM INVERTER

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

Power Quality Improvement Using Cascaded Multilevel Statcom with Dc Voltage Control

High Efficiency Single Phase Transformer less PV Multilevel Inverter

International Journal of Emerging Technology in Computer Science & Electronics (IJETCSE) ISSN: Volume 11 Issue 1 NOVEMBER 2014.

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

Resonant Converter Forreduction of Voltage Imbalance in a PMDC Motor

Three Phase 15 Level Cascaded H-Bridges Multilevel Inverter for Motor Drives

ANALYSIS OF PWM STRATEGIES FOR Z-SOURCE CASCADED MULTILEVEL INVERTER FOR PHOTOVOLTAIC APPLICATIONS

Buck-Boost Converter based Voltage Source Inverter using Space Vector Pulse Width Amplitude modulation Jeetesh Gupta 1 K.P.Singh 2

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

SINGLE PHASE MULTI STRING FIVE LEVEL INVERTER FOR DISTRIBUTED ENERGY SOURCES

THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques

Multilevel inverter with cuk converter for grid connected solar PV system

A Five Level DSTATCOM for Compensation of Reactive Power and Harmonics

B.Tech Academic Projects EEE (Simulation)

International Journal of Advance Engineering and Research Development

Design and Development of MPPT for Wind Electrical Power System under Variable Speed Generation Using Fuzzy Logic

Reduction of Torque Ripple in Trapezoidal PMSM using Multilevel Inverter

ISSN Volume.06, Issue.01, January-June, 2018, Pages:

Performance Improvement of Bridgeless Cuk Converter Using Hysteresis Controller

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Hybrid 5-level inverter fed induction motor drive

CASCADED H-BRIDGE THREE-PHASE MULTILEVEL INVERTERS CONTROLLED BY MULTI-CARRIER SPWM DEDICATED TO PV

Full Binary Combination Schema for Floating Voltage Source Multilevel Inverters

Improvement of Power Quality by Using 28-Pulse AC-DC Converter

Implementation of Single Stage Three Level Power Factor Correction AC-DC Converter with Phase Shift Modulation

ISSN: ISO 9001:2008 Certified International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 3, May 2013

Implementation of Microcontroller Based PWM Scheme for PV Multilevel Inverter

Feed-Forward System Control for Solid- State Transformer in DFIG

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

Reduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters

Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches

Performance Study of Multiphase Multilevel Inverter Rajshree Bansod*, Prof. S. C. Rangari**

Narasimharaju. Balaraju *1, B.Venkateswarlu *2

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

Harmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter

29 Level H- Bridge VSC for HVDC Application

Speed Control of Induction Motor using Multilevel Inverter

New Topology of Cascaded H-Bridge Multilevel Inverter

Transcription:

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution K.Srilatha 1, Prof. V.Bugga Rao 2 M.Tech Student, Department of EEE, Jyothishmathi Institute of Technology and Science, JNTU Hyderabad, Karimnagar, Telangana, India 1 Vice-principal, Head of Department of EEE, Jyothishmathi Institute of Technology and Science, JNTU Hyderabad, Karimnagar, Telangana, India 2 ABSTRACT: This paper presents a new control technique to regulate the capacitor voltage in cascaded multilevel inverters. Without requiring transformers, the scheme proposed here allows the use of a single dc power source with the remaining n 1 dc sources being capacitors, which can achieve an effective role on harmonic elimination while generating the ideal output voltage. This paper focuses mainly to achieve an effective capacitor voltage regulation, and the effect of power factor on capacitor voltage regulation with the Phase shift modulation. The main advantages of this paper are to eliminate the harmonics, high-quality output power due to its high number of output levels. It shows hope to reduce the voltage ripple of the capacitors, which leads to higher power conversion efficiency with equal power distribution, reduces the initial cost, and complexity hence it is apt for industrial applications. Simulation work is done using the MATLAB software and experimental results have been presented to validate the theory. KEYWORDS: Cascaded multilevel inverter, Capacitor voltage regulation, Phase shift modulation, Power factor, Power distribution. I. INTRODUCTION In recent years, multilevel inverters have gained much attention in the application areas of medium voltage and high power owing to their various advantages such as lower common mode voltage, lower voltage stress on power switches, lower dv/dt ratio to supply lower harmonic contents in output voltage and current. Comparing two-level inverter topologies at the same power ratings, MLIs also have the advantages that the harmonic components of line-to-line voltages fed to load are reduced owing to its switching frequencies. The cascaded H-bridge multilevel converter has been applied to high-power and high-quality applications such as static volt-ampere reactive generation, active filters, reactive power compensators, photovoltaic power conversion, uninterruptible power supplies, and magnetic resonance imaging. Furthermore, one of the growing applications for multilevel power electronic converters is electric-drive vehicles in which the traction motor is driven by batteries. A cascaded H-bridge multilevel inverter consists of several H-bridge cells connected in a series to form one phase of the converter. Each H-bridge cell generates a three-level output voltage and requires a separate dc voltage source. For multiphase converters several cascaded H-bridges are used and each cascaded H-bridge makes one leg of the converter. If each phase consists of more H-bridge units and each H-bridge cell is supplied with an isolated voltage source, it is possible, however to replace all of the dc voltage sources with capacitors but one of them. In this case, only one dc voltage source is needed for each phase of the converter. With this change the cost of converter decreases because a fewer number of isolated dc voltage sources are used especially when dc sources are supplied through ac/dc rectifiers. Copyright to IJIRSET www.ijirset.com 15864

However the voltage of the replacing capacitors must be regulated to a certain voltage in order to have the required voltage level in the output voltage of the converter. In this case, it is possible to use different modulation techniques, so that each cell of the converter can have different switching frequencies. For example, in a two cell converter, one of the H-bridge cells can be switched at the fundamental switching frequency (one turned on and off per switch per cycle) while another one can be switched with pulse width modulation (PWM) switching scheme, at a higher frequency. Doing so helps reduce switching losses, especially when, the voltage sources and the power ratings of the cells are unequal. II. CAPACITOR VOLTAGE REGULATION In the proposed topology of H-bridge Cascaded multilevel inverter, the dc sources are replaced by capacitors. The replaced capacitors must be regulated to a certain voltage in order to have the required voltage level in the output voltage of the converter. However, the power system operation and modulation scheme together have different effects on each capacitor so that they are not charged and discharged evenly leading to different voltages in each leg of each phase. To achieve a high quality output voltage waveform, the voltages across all DC capacitors should maintain a constant value. One challenging problem of the cascade multilevel inverter with a single DC source is the imbalance of the DC capacitor voltages. The imbalance is caused by: 1) Different switching patterns for different H-bridges. 2) Parameter variations of active and passive components inside H-bridges. 3) Control resolution. To achieve higher voltage quality, the switching patterns are usually different for different H-bridges in a phase. The differences of switching patterns mean that H-bridges cannot equally share the exchanged power with the power system. This causes uneven charging of DC capacitors. The parameter variations of components inherently cause different power losses of H-bridges. The imbalance of DC capacitor voltages will degrade the quality of the voltage output. In severe cases, this could lead to the complete collapse of the power conversion system. Moreover, it will cause excessive voltages across the devices and an imbalance of switching losses. An adequate control strategy for avoiding the imbalance of DC capacitor voltages must meet the following requirements. 1) The impact on voltage quality should be as small as possible. 2) It can balance voltages when components of H-bridges have parameter variations. 3) It can balance voltages when H-bridges switch with different switching patterns. In the previous topologies, to balance the capacitor voltages, redundant state selection (RSS) is an effective tool in balancing the DC capacitor voltages. In this method the capacitor balancing is going to be achieved by using the proper capacitor in each level in order to get the desired level dictated by SPWM. In each level if the current direction of the phase is tending to charge the capacitors the least charged ones should be used to maintain the desired level and if the current direction tends to discharge the capacitors the most charged capacitors come into play. However, the output current of the inverter and the time duration of the redundant switching states greatly impact the charging or discharging patterns of the replacement capacitors [3], [6]. III. CAPACITOR VOLTAGE REGULATION USING PHASE SHIFT MODULATION This paper proposes a control method applicable to single dc- source cascaded H bridge multilevel inverters to improve their capacitor voltage regulation. The proposed method, phase shift modulation, is robust and does not incur much computational burden. In this method, the main inverter switches at the fundamental frequency, and the auxiliary inverter switches at the PWM frequency. Copyright to IJIRSET www.ijirset.com 15865

Regulating the capacitor voltage in the auxiliary H-bridge cell is a challenging task. In the method proposed here, capacitor voltage regulation is achieved by adjusting the active power that the main H bridge cell injects into the system. By shifting the voltage waveform generated by the main H-bridge cell to the left or right, one can inject more (or less) active power, which can be used to charge (or discharge) the capacitor on the auxiliary cell. Fig. 1. Block diagram of a cascaded H-bridge inverter. The main H-bridge cell, which is supplied by Vdc, generates a rectangular waveform (v1), the frequency of which equals that of the desired output voltage. Furthermore, the width of this rectangular waveform is chosen in such a way that the amplitude of its fundamental harmonic also equals that of the desired output voltage. In other words Where α is the conduction angle of the main H-bridge cell α = cos 1 (πvm/ 4Vdc) From the phase shift modulation of cascaded multilevel inverter, the real power flow capacitor voltages are balanced by adjusting the phase of the waveform, which we can observe in the following waveforms: Copyright to IJIRSET www.ijirset.com 15866

Fig.2 Impact of a phase shift in v1 on the power supplied by the auxiliary cell. (a) No phase shift. (b) Shift to the right. (c) Shift to the left. Copyright to IJIRSET www.ijirset.com 15867

The operation of the capacitor voltage regulation using phase shift modulation is clearly explained by the table:1 shown below. From the table, when the capacitor is charging, the generated active power in the main cell will be greater than the power transferred to the load and the remaining power is used charge the capacitor of the auxiliary cell. Table:1 capacitor voltage regulation using phase shift modulation. While when the capacitor is discharging, the main cell will not supply as much power. Consequently, the capacitor in the auxiliary cell will be discharged. When no phase shifting is applied, the average power that the harmonics send out during a cycle is zero, which therefore does not contribute to the output power of the cell. Therefore, by controlling Δα we can charge or discharge the capacitor to regulate its voltage at the desired value. By using this method, capacitor voltage regulation is not possible for purely resistive load. Because, with resistive load, θ is zero, and p2 is always positive regardless of the value of Δα. Thus, charging the capacitor is not possible by changing Δα. In this proposed paper, the load is assumed to consist of a resistor in series with an inductor. IV. EFFECT OF LOAD-POWERFACTOR ON REGULATION OF CAPACITOR VOLTAGE In order to study capacitor voltage regulation a variable inductive load that changes in a wide range of power factor is used. For this reason a constant inductor with value of 0.1 H is connected with a variable resistance to obtain different power factors. Using simulation method, for each individual value of power factor the regulation of the capacitor is checked for the entire range of the modulation indices (m) and the maximum modulation index for each power factor is recorded. The results are depicted in Figure.3 According to this figure, capacitor voltage regulation is possible for every modulation index and power factor under the curve. When the load is more inductive (low power factor); the regulation region will extend to almost the entire region. However the power factor of most loads is above 0.7 where the capacitor voltage regulation region faces limitations. Copyright to IJIRSET www.ijirset.com 15868

Fig.3. Effect of power factor on the capacitor voltage regulation. By the above analysis, this proposed method can effectively achieves the equal power distribution while maintaining equal charge and discharging periods using phase shift modulation. V. EXPERIMENTAL RESULTS Matlab simulations and experiments are employed to validate the proposed method. The experimental results show that the proposed method can effectively eliminate the specific harmonics, and the output voltage waveforms have low total harmonic distortion (THD). The frequency spectrum of the output voltage is presented in Fig. 5. Fig. 4. Simulation results of the closed-loop phase-shift modulation. Fig. 5. Frequency spectrum of the output voltage Copyright to IJIRSET www.ijirset.com 15869

Using phase shift modulation, the frequency spectrum shows that it consists of only the fundamental component, and the remaining harmonics are suppressed. It means that the voltage ripples at the capacitors also reduced which leads to the equal power distribution while maintaining the effective capacitor voltage regulation. VI. CONCLUSION A single-dc-source cascaded H-bridge multilevel converter has been analyzed. A new control method, phase-shift modulation, is used to regulate the voltage of the capacitors replacing the independent dc source in the auxiliary H- bridge cell. The main H-bridge cell operates at the fundamental frequency, while the auxiliary cell runs at PWM frequency. The proposed method offers an effective regulation of the capacitor voltage when the inverter s load is inductive, and the effect of power factor on inductive load has been analyzed. The experimental results show the effectiveness of this method of regulating the capacitor in the auxiliary H-bridge cell and reduce the voltage ripple of the capacitors, which leads to higher power conversion efficiency with equal power distribution, reduces the initial cost, and complexity hence it is apt for industrial applications. REFERENCES [1] S. Srikanthan and M. K. Mishra, DC capacitor voltage equalization in neutral clamped inverters for DSTATCOM application, IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2768 2775, Aug. 2010. [2] J. Zaragoza, J. Pou, S. Ceballos, E. Robles, C. Jaen, and M. Corbalan, Voltage-balance compensator for a carrier-based modulation in the neutral-point-clamped converter, IEEE Trans. Ind. Electron., vol. 56, no. 2, pp. 305 314, Feb. 2009. [3] J. Liao, K. Wan, and M. Ferdowsi, Cascaded H-bridge multilevel inverters A reexamination, in Proc. IEEE Veh. Power Propulsion Conf., 2007, pp. 203 207. [4] M. H. Ameri and S. Farhangi, "A new simple method for capacitors voltage balancing in cascaded H-bridge SSSC," in Proc. Power Electron. and Drive Syst. and Technologies Conf., 2010, pp. 147-151. [5] K. A. Corzine and X. Kou, "Capacitor voltage balancing in full binary combination schema flying capacitor multilevel inverters," IEEE Power Electron. Lett., vol. 1, no. 1, pp. 2-5, Mar. 2003. [6] H. Sepahvand, M. Khazraei, M. Ferdowsi, and K. A. Corzine, Feasibility of capacitor voltage regulation and output voltage harmonic minimization in cascaded H-bridge converters, in Proc. IEEE Appl. Power Electron. Conf. Expo., 2010, pp. 452 457. [7] H. Li, K. Wang, D. Zhang, and W. Ren, "Improved performance and control of hybrid cascaded H-bridge inverter for utility interactive renewable energy applications," in Proc. IEEE Power Electron. Specialists Conf., 2007, pp. 2465-2471. [8] H. S. Patel and R. G. Hoft, Generalized techniques of harmonic elimination and voltage control in thyristor inverters: Part I harmonic elimination, IEEE Trans. Ind. Appl., vol. IA-9, no. 3, pp. 310 317, May 1973. [9] C. A. Silva, L. A. Cordova, P. Lezana, and L. Empringham, "Implementation and control of a hybrid multilevel converter with floating dc links for current waveform improvement," IEEE Trans. Ind. Electron., vol. 58, no. 6, pp. 2304-2312, Jun. 2011. [10] K. Iwaya and I. Takahashi, "Novel multilevel PWM wave control method using series connected full bridge inverters," in Proc. IEEE Int. Electric Machines and Drives Conf., 2003, vol. 3, pp. 1543-1548. [11] Y.-M. Park, J.-Y. Yoo, and S.-B. Lee, "Practical implementation of PWM synchronization and phase-shift method for cascaded H-bridge multilevel inverters based on a standard serial communication protocol," IEEE Trans. Ind. Appl., vol. 44, no. 2, pp. 634-643, Mar. 2008. [12] J. A. Ulrich and A. R. Bendre, "Floating capacitor voltage regulation in diode clamped hybrid multilevel converters," in Proc. IEEE Electric Ship Technologies Symp., 2009, pp. 197-202. [13] S. Fukuda and Y. Matsumoto, Optimal regulator based control of NPC boost rectifiers for unity power factor and reduced neutral point potential variations, in Proc. 32nd IEEE IAS Annu. Meeting Ind. Appl. Conf., Oct. 5 9, 1997, vol. 2, pp. 1455 1462. [14] N. Celanovic and D. Borojevic, A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters, in Proc. 14th Annu. Appl. Power Electron. Conf. Expo., Mar 14 18, 1999, vol. 1, pp. 535 541. [15] O. Alonso, L. Marroyo, P. Sanchis, E. Gubia, and A. Guerrero, Analysis of neutral-point voltage balancing problem in three-level neutralpointclamped inverters with SVPWM modulation, in Proc. 28th Annu. IEEE Ind. Electron. Soc.Conf.] Nov. 5 8, 2002, vol. 2, pp. 920 925. Copyright to IJIRSET www.ijirset.com 15870