Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB

Similar documents
Speed Control of Induction Motor using Multilevel Inverter

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Timing Diagram to Generate Triggering Pulses for Cascade Multilevel Inverters

Harmonic Reduction in Induction Motor: Multilevel Inverter

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

Simulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink

A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

A New Multilevel Inverter Topology with Reduced Number of Power Switches

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Speed control of Induction Motor drive using five level Multilevel inverter

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

A Novel Cascaded Multilevel Inverter Using A Single DC Source

A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE

International Journal of Advance Engineering and Research Development

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

Fifteen Level Hybrid Cascaded Inverter

Simulation and Experimental Results of 7-Level Inverter System

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

A New 5 Level Inverter for Grid Connected Application

Cascaded Connection of Single-Phase & Three-Phase Multilevel Bridge Type Inverter

Multilevel Inverter for Grid-Connected PV SystemEmploying MPPT and PI Controller

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

SINGLE PHASE 21 LEVEL ASYMMETRIC CASCADED MULTILEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES AND DC SOURCES

COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

Three Phase 11-Level Single Switch Cascaded Multilevel Inverter

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

A 5-Level Single Phase Flying Capacitor Multilevel Inverter

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches

29 Level H- Bridge VSC for HVDC Application

Comparative Analysis of Single Phase Cascaded H-Bridge Multilevel Inverter

Three Phase Parallel Multilevel Inverter Fed Induction Motor Using POD Modulation Scheme

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

THD Minimization of a Cascaded Nine Level Inverter Using Sinusoidal PWM and Space Vector Modulation

A Novel Multilevel Inverter Employing Additive and Subtractive Topology

DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK

Analysis Of Seven Level Asymmetric Cascaded H-Bridge Inverter

A New Multilevel Inverter Topology of Reduced Components

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Multilevel Inverter for Single Phase System with Reduced Number of Switches

Hybrid Five-Level Inverter using Switched Capacitor Unit

Modular Grid Connected Photovoltaic System with New Multilevel Inverter

International Journal of Advance Engineering and Research Development

Harmonic Reduction in Five Level Inverter Based Dynamic Voltage Restorer

Level Shifted Pulse Width Modulation in Three Phase Multilevel Inverter for Power Quality Improvement

Switching Angle Calculation By EP, HEP, HH And FF Methods For Modified 11-Level Cascade H-Bridge Multilevel Inverter

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability.

COMPENSATION OF VOLTAGE SAG USING LEVEL SHIFTED CARRIER PULSE WIDTH MODULATED ASYMMETRIC CASCADED MLI BASED DVR SYSTEM G.Boobalan 1 and N.

Hybrid Modulation Switching Strategy for Grid Connected Photovoltaic Systems

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Performance and Analysis of Hybrid Multilevel Inverter fed Induction Motor Drive

ISSN Vol.05,Issue.05, May-2017, Pages:

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Hybrid 5-level inverter fed induction motor drive

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

Design and Development of Multi Level Inverter

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

New model multilevel inverter using Nearest Level Control Technique

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

Matlab/Simulink Modeling of Novel Hybrid H-Bridge Multilevel Inverter for PV Application

Analysis of Five Level Diode Clamped Multilevel Inverter Using Discontinuous TPWM Technique

Multilevel Inverters : Comparison of Various Topologies and its Simulation

Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

IMPLEMENTATION OF MULTILEVEL INVERTER WITH MINIMUM NUMBER OF SWITCHES FOR DIFFERENT PWM TECHNIQUES

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES

Modeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching Components

Performance Evaluation for Different Levels Multilevel Inverters Application for Renewable Energy Resources

CAPACITOR VOLTAGE BALANCING IN SINGLE PHASE SEVEN-LEVEL PWM INVERTER

New multilevel inverter topology with reduced number of switches

A Cascaded H-Bridge Multilevel Inverter with SOC Battery Balancing

Three Phase 15 Level Cascaded H-Bridges Multilevel Inverter for Motor Drives

A COMPARATIVE INVESTIGATION OF 5-LEVEL, 9-LEVEL AND 11-LEVEL CONVENTIONAL CASCADED H-BRIDGE MULTILEVEL INVERTERS BY USING SIMULINK/MATLAB

Reduction of Harmonics and Torque Ripples of BLDC Motor by Cascaded H-Bridge Multi Level Inverter Using Current and Speed Control Techniques

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3

PF and THD Measurement for Power Electronic Converter

Implementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

New Approaches for Harmonic Reduction Using Cascaded H- Bridge and Level Modules

Transcription:

Simulation of Single Phase Multi Inverters with Simple Control Strategy Using MATLAB Rajesh Kr Ahuja 1, Lalit Aggarwal 2, Pankaj Kumar 3 Department of Electrical Engineering, YMCA University of Science & Technology, Faridabad, Haryana,India 1,2,3 ABSTRACT: This paper presents the simulation of single phase three, five, seven, nine and eleven s.. These different s are realized by cascading one, two, three H- Bridges respectively in MATLAB. A multi achieves high power ratings and improves the performance of the whole system in terms of harmonics. In this paper a simple control strategy is applied for switching the switches at appropriate conducting angles with suitable delays.. The Multi is used to reduce the harmonics. The s with a large number of steps can generate high quality voltage waveforms. The simulation of single phase three, five, seven, nine and eleven s is done in Matlab/Simulink. The FFT spectrums for the outputs are compared and presented to validate the proposed control strategy. Keywords: Cascaded H-bridge, multi, MATLAB/SIMULINK, THD I. INTRODUCTION The developments in power electronics and semiconductor technology have triggered the improvements in power electronic systems. So, different circuit configurations namely multi s have became popular and considerable interest by researcher are given on them. The output voltage waveforms in multi s can be generated at low switching frequencies with low distortion and high frequency. For a medium voltage grid, it is troublesome to connect only one power semiconductor switches directly [1], [2], [3]. As a result, a multi power converter structure has been introduced as an alternative in high power and medium voltage situations such as laminators, mills, conveyors, pumps, fans, blowers, compressors, and so on. The concept of multi s has been introduced since 1975. The cascaded multi was first introduced in 1975. Separate DC-sourced fullbridge cells were placed in series to synthesize a staircase AC output voltage. The term multi began with the three converter. Subsequently, several multi converter topologies have been developed. In 1981, diode-clamped multi also called the Neutral-Point Clamped (NPC) schemes were proposed [5]. In 1992, capacitor-clamped (or flying capacitor) multi s, and in 1996, cascaded multi s were proposed [1]. Although the cascade multi was invented earlier, its application did not prevail until the mid 1990s.The advancements in the field of power electronics and microelectronics made it possible to reduce the magnitude of harmonics with multi s, in which the number of s of the s are increased rather than increasing the size of the filters. The performance of multi s enhances as the number of s of the increases. In this paper the three, five, seven, nine and eleven s are realized by cascading one, two, three, four and five H- Bridges respectively. The FFT spectrums for the outputs are presented to study the reduction in the harmonics. II. MULTILEVEL INVERTERS The unique structure of voltage source s allows them to reach high voltages with low harmonics without the use of series-connected synchronized switching devices or transformers. The elementary concept of a multi converter to achieve higher power is to use a series of power semiconductor switches with several lower voltage dc sources to perform the power conversion by synthesizing a staircase voltage waveform. Capacitors, batteries, and renewable energy voltage sources can be used as the multiple dc voltage sources. The commutation of the power switches aggregate these multiple dc sources in order to achieve high voltage at the output; however, the rated voltage of the power semiconductor switches depends only upon the rating of the dc voltage sources to which they are connected. A multi converter can be implemented in many different ways. The simplest techniques involve the parallel or series connection of conventional converters to form the multi waveforms. More complex structures Copyright to IJAREEIE www.ijareeie.com 5190

effectively insert converters within converters. The voltage or current rating of the multi converter becomes a multiple of the individual switches, and so the power rating of the converter can exceed the limit imposed by the individual switching devices. Several multi topologies have been developed; i) diode clamped, ii) flying capacitors, and iii) cascaded or H-bridge. Referring to the literature reviews, the cascaded or H-bridge multi with separated DC sources is clearly the most feasible topology for use as a power converter for medium & high power applications. III. CASCADED H-BRIDGE INVERTER Cascaded H-Bridge configuration has recently become very popular in high-power AC supplies and adjustable-speed drive applications [4]. A cascade multi consists of a series of H-bridge (single-phase full bridge) units. Each H-bridge unit has its own dc source. Each SDC (separate D.C. source) is associated with a single-phase full-bridge. The ac terminal voltages of different s are connected in series. Fig. 1 shows a singlephase structure of a cascaded H-bridge with separate D.C. sources. Through different combinations of the four switches, S1-S4, each converter can generate three different voltage outputs, +Vdc, -Vdc and zero. To obtain +Vdc switches S1 and S4 are turned on. On turning on S2 and S3 together we get the output Vdc. On turning the switches S1 and S2 together or S3 and S4 together or S1, S2, S3, S4 simultaneously we get the output 0. The AC outputs of different full-bridge converters are connected in series such that the synthesized voltage waveform is the sum of the individual converter outputs. In this topology, the number of output-phase voltage s is defined by M= 2N+1, where M is the no of s and N is the number of DC sources. So, for an example the output phase voltage of eleven is given by Van= Va1+Va2+Va3+Va4+Va5. Fig. 1 Single phase structure of a cascaded H-bridge From the single phase structure of a cascaded H-bridge as shown in Fig. 1 above, we can make the three, five, seven, nine, and eleven s without using any type of modulation technique, and by using the same mathematical relation M=2N+1 Copyright to IJAREEIE www.ijareeie.com 5191

IV. SIMULATION RESULTS The MATLAB simulink is used to simulate 3, 5, 7, 9, and 11 s with resistive load. Here the simulink model for only three, five and eleven s have been shown, while the simulation and FFT results of all i.e. three, five, seven, nine and eleven s are shown. The Matlab/Simulink model for three using only one H-bridge is shown below in Fig. 2: Fig. 2 Simulink model of three The bridge circuit for the three is shown below in Fig. 3 below: Fig. 3 Bridge circuit for three The simulation result of three is shown below in Fig. 4 and the FFT analysis is done for voltage to study the reduction in harmonics and corresponding spectrum is shown in Fig. 5: Copyright to IJAREEIE www.ijareeie.com 5192

Fig. 4 Simulation result of three Fig. 5 FFT spectrum of three for voltage The simulation result of five is shown below in Fig. 6 and the FFT analysis is done for voltage to study the reduction in harmonics and corresponding spectrum is shown in Fig. 7: Copyright to IJAREEIE www.ijareeie.com 5193

Fig. 6 Simulation result of five Fig. 7 FFT spectrum of five for voltage The simulation result of seven is shown below in Fig. 8. Copyright to IJAREEIE www.ijareeie.com 5194

Fig. 8 Simulation result of seven The FFT analysis is done for voltage to study the reduction in harmonics and corresponding spectrum is shown below in Fig. 9: Fig. 9 FFT spectrum of seven for voltage The simulation result of nine is shown below in Fig. 10. Copyright to IJAREEIE www.ijareeie.com 5195

Fig. 10 Simulation result of nine The FFT analysis is done for voltage to study the reduction in harmonics and corresponding spectrum is shown below in Fig. 11: Fig. 11 FFT spectrum of nine for voltage The Matlab/Simulink model for eleven using five H-bridges is shown below in Fig. 12: Copyright to IJAREEIE www.ijareeie.com 5196

Fig. 12 Simulink model of eleven The simulation result of eleven is shown below in Fig. 13: Fig. 13 Simulation result of eleven The FFT analysis is done for voltage to study the reduction in harmonics and corresponding spectrum is shown below in Fig. 14: Copyright to IJAREEIE www.ijareeie.com 5197

Fig. 14 FFT spectrum of eleven for voltage The results are tabulated in Table 1 below: TABLE I THD OF THREE,FIVE,SEVEN,NINE AND ELEVEN LEVEL INVERTERS Parameters Three Five Multi Inverter Seven Nine Eleven Voltage 90.03 166.3 248.7 333.5 406.7 THD for voltage 48.34% 29.00% 20.82% 16.66% 16.31% V. CONCLUSION The simulation of three, five, seven, nine, and eleven s are carried out in MATLAB/SIMILINK where a simple control strategy is applied for switching the switches at appropriate conducting angles with suitable delays. The total harmonic distortion for each is calculated and compared for resistive load. From the different s of simulation it is clear that THD can be decreased by increasing number of s which validates the proposed control strategy. REFERENCES [1] J. S. Lai and F. Z. Peng, Multi converters A new breed of power converters, IEEE Trans. Ind. Applicat., vol. 32, pp. 1098 1107, May/June 1996. [2] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multi s: a survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., vol. 49, pp. 724-738, 2002. [3] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multi converters for large electric drives," IEEE Trans. Ind. Applicat., vol. 35, pp. 36-44, 1999. [4] F. Z. Peng and J. S. Lai, Multi Cascade Voltage-source Inverter with Separate DC source, U.S. Patent 5 642 275, June 24, 1997. [5] N. S. Choi, J. G. Cho, and G. H. Cho, A general circuit topology of multi, in Proc. IEEE PESC 91, 1991, pp. 96 103 Copyright to IJAREEIE www.ijareeie.com 5198