Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

Similar documents
A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

A NOVEL APPROACH TO ENHANCE THE POWER QUALITY USING CMLI BASED CUSTOM POWER DEVICES

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

International Journal of Advance Engineering and Research Development

Speed Control of Induction Motor using Multilevel Inverter

Reduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters

An Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction

A New Multilevel Inverter Topology with Reduced Number of Power Switches

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

Harmonic Reduction in Induction Motor: Multilevel Inverter

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

Level Shifted Pulse Width Modulation in Three Phase Multilevel Inverter for Power Quality Improvement

AN INVERTED SINE PWM SCHEME FOR NEW ELEVEN LEVEL INVERTER TOPOLOGY

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

COMPARATIVE STUDY OF PWM TECHNIQUES FOR DIODE- CLAMPED MULTILEVEL-INVERTER

15-LEVEL CASCADE MULTILEVEL INVERTER USING A SINGLE DC SOURCE ABSTRACT

Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB

Simulation and Experimental Results of 7-Level Inverter System

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

New Topology of Cascaded H-Bridge Multilevel Inverter

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

COMPENSATION OF VOLTAGE SAG USING LEVEL SHIFTED CARRIER PULSE WIDTH MODULATED ASYMMETRIC CASCADED MLI BASED DVR SYSTEM G.Boobalan 1 and N.

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3

A Novel Cascaded Multilevel Inverter Using A Single DC Source

Keywords Asymmetric MLI, Fixed frequency phase shift PWM (FFPSPWM), variable frequency phase shift PWM (VFPSPWM), Total Harmonic Distortion (THD).

Size Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM

Performance and Analysis of Hybrid Multilevel Inverter fed Induction Motor Drive

Comparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter P. Iraianbu 1, M. Sivakumar 2,

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

A SOLUTION TO BALANCE THE VOLTAGE OF DC-LINK CAPACITOR USING BOOST CONVERTER IN DIODE CLAMPED MULTILEVEL INVERTER

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches

Timing Diagram to Generate Triggering Pulses for Cascade Multilevel Inverters

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER

Multilevel Inverter Based Statcom For Power System Load Balancing System

DWINDLING OF HARMONICS IN CML INVERTER USING GENETIC ALGORITHM OPTIMIZATION

PERFORMANCE ANALYSIS OF SEVEN LEVEL INVERTER WITH SOFT SWITCHING CONVERTER FOR PHOTOVOLTAIC SYSTEM

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

Hybrid 5-level inverter fed induction motor drive

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

A comparative study of Total Harmonic Distortion in Multi level inverter topologies

A Five Level DSTATCOM for Compensation of Reactive Power and Harmonics

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

Implementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Cascaded Connection of Single-Phase & Three-Phase Multilevel Bridge Type Inverter

Study of five level inverter for harmonic elimination

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM

Design of Multi-Level Inverter and Its Application As Statcom to Compensate Voltage Sags Due to Faults

Performance of Indirectly Controlled STATCOM with IEEE 30-bus System

International Journal of Advance Engineering and Research Development

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

A New Cascaded Multilevel Inverter Fed Permanent Magnet Synchronous Motor By Using Sinusoidal Pulse Width Modulation

Non-Carrier based Digital Switching Angle Method for 81-level Trinary Cascaded Hybrid Multi-level Inverter using VHDL Coding

PSPWM Control Strategy and SRF Method of Cascaded H-Bridge MLI based DSTATCOM for Enhancement of Power Quality

Assessment among Single and Three Phase 14 Echelon Cascaded Multilevel Inverter

Simulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink

A Modified Cascaded H-Bridge Multilevel Inverter topology with Reduced Number of Power Electronic Switching Components

A Carrier Overlapping PWM Technique for Seven Level Asymmetrical Multilevel Inverter with various References

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

Comparison of Multi Carrier PWM Techniques applied to Five Level CHB Inverter

Design and Analysis of a Novel Multilevel Inverter Topology Suitable for Renewable Energy Sources Interfacing to AC Grid for High Power Applications

Multilevel Inverter for Single Phase System with Reduced Number of Switches

PERFORMANCE EVALUATION OF MULTILEVEL INVERTER BASED ON TOTAL HARMONIC DISTORTION (THD)

ISSN Vol.05,Issue.05, May-2017, Pages:

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

Harmonic Evaluation of Multicarrier Pwm Techniques for Cascaded Multilevel Inverter

Development of Multilevel Inverters for Control Applications

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques

Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique

Harmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

ISSN: International Journal of Science, Engineering and Technology Research (IJSETR) Volume 1, Issue 5, November 2012

IMPLEMENTATION OF MULTILEVEL INVERTER WITH MINIMUM NUMBER OF SWITCHES FOR DIFFERENT PWM TECHNIQUES

29 Level H- Bridge VSC for HVDC Application

Transcription:

Analysis Of Total Harmonic Distortion Using Multicarrier Pulse Width Modulation M.S.Sivagamasundari *, Dr.P.Melba Mary ** *(Assistant Professor, Department of EEE,V V College of Engineering,Tisaiyanvilai) **(Principal, Department of EEE,V V College of Engineering,Tisaiyanvilai) ABSTRACT Cascaded H-Bridge Multilevel Inverters have become an effective and practical solution for reducing harmonics, switching losses and allows for higher output voltage and have many applications in electric utility and for industrial drives. In this paper 7, 9 and 11 levels of cascaded h-bridge multilevel s total harmonic distortion is analyzed using multicarrier pulse width modulation technique. These levels are employed to generate ac output voltage producing different magnitudes of THD indices for comparison purpose. In the analysis it is found that the THD in output voltage decrease and output voltage increase with increase in number of levels. The THD has been analyzed by the MATLAB/Simulink. Keywords: Multilevel, Cascaded H- Bridge multilevel, Multicarrier pulse width modulation, Total harmonic distortion. 1 INTRODUCTION A multilevel is a power electronic converter that synthesizes a desired output voltage from several levels of dc voltages as inputs. With an increasing number of dc voltage sources, the converter output voltage waveform approaches a nearly sinusoidal waveform while using a fundamental frequency-switching scheme. The primary advantage of multilevel is their small output voltage, results in higher output quality, lower harmonic component, better electromagnetic compatibility, and lower switching losses. [1] [2]. High magnitude sinusoidal voltage with extremely low distortion at fundamental frequency can be produced at output with the help of multilevel s by connecting sufficient number of dc levels at input side. There are mainly three types of multilevel s; these are a) diode- clamped, b) flying capacitor and c) cascade multilevel (CMLI).Among these three, CMLI has a modular structure and requires least number of components as compared to other two topologies, and as a result, it is widely used for many applications in electrical engineering as HVDC, SVC, stabilizers, and high power motor drives.[2][3] The output waveforms of multilevel s are in a stepped form, therefore they have reduced harmonics compared to a square wave. To reduce the harmonics further, carrier-based PWM methods are suggested in the literature [4]. In this paper 7, 9 and 11 levels of cascaded h- bridge multilevel s total harmonic distortion is analyzed using multicarrier pulse width modulation technique. These levels are employed to generate ac output voltage producing different magnitudes of THD indices for comparison purpose. In the analysis it is found that the THD in output voltage decrease and output voltage increase with increase in number of levels. The THD has been analyzed by the MATLAB/Simulink. 2 CASCADED H-BRIDGE MULTILEVEL INVERTER A cascaded multilevel is made up of from series connected single full bridge, each with their own isolated dc bus. This multilevel can generate almost sinusoidal waveform voltage from several separate dc sources, which may be obtained from solar cells, fuel cells,batteries, ultra capacitors, etc. this type of converter does not need any transformer or clamping diodes or flying capacitors.[5] Each level can generate three different voltage outputs +Vdc, 0 and Vdc by connecting the dc sources to the ac output side by different combinations of the four switches. The output voltage of an M-level is the sum of all the individual outputs. Each of the H- bridge s active devices switches only at the fundamental frequency, and each H-bridge unit generates a quasi-square waveform by phaseshifting its positive and negative phase legs switching t i m i n g s. Further, each switching device always conducts for 180 (or half cycle) regardless of the pulse width of the quasi-square wave so that this switching method results in equalizing the current stress in each active device.[6] This topology of is suitable for high voltage and high power applications because of its ability of synthesize waveforms with better harmonic spectrum and low switching frequency. Considering the simplicity of the circuit and advantages, Cascaded H-bridge topology is chosen for this work and harmonic 1719 P a g e

distortion is reduced due to more output levels.[9] An example phase voltage waveform for an eleven level cascaded H-bridge with 5 SDCSs and 5 full bridges is shown in Figure.2. The phase voltage v an = v a1 + v a2 +v a3 + v a4 + v a5. For a stepped waveform such as the one depicted in Figure 2 with s steps, the Fourier Transform for this waveform follows [7,8]. distortion is a minimum. Generally, these angles are chosen so that predominant lower frequency harmonics, 5 th,7 th,9 th and 11 th are eliminated. [10] 3 MULTICARRIER PWM TECHNIQUE The Multicarrier PWM uses several triangular carrier signals and only one modulating sinusoidal signal as reference wave. If an 'n' level is employed, 'n-1' carriers will be needed. At every instant each carrier is compared with the modulating signal. Each comparison gives one if the modulating signal is greater than the triangular carrier, zero otherwise. The results are added to give the voltage level, which is required at the output terminal of the.[10]. Frequency modulation ratio is defined as the ratio of carrier frequency and modulating frequency. mf = fc/ fm... (5) Amplitude modulation ratio is defined as the ratio of amplitude of modulating signal and amplitude of carrier signal. Fig.1.Single-phase structure of a m level cascaded H bridge multilevel m a = Am/ n 1 Ac.(6) Using this technique THD value can be reduced with reduction in output voltage. 4 PROPOSED TOPOLOGY The Proposed Cascaded Multilevel Inverter topology involves different levels. The circuit needs independent dc source. In case of seven level, it consists of conventional three-level bridges, whose AC terminals are simply connected in series to synthesize a three level square wave output voltage waveform. In case of nine level, it consists of conventional four-level bridges, whose AC terminals are simply connected in series to synthesize a four level square wave output voltage waveform. In case of eleven level, it consists of conventional five-level bridges, whose AC terminals are simply connected in series to synthesize a five level square wave output voltage waveform. Fig.2.Output voltage waveform of a m-level cascaded H bridge multilevel The conducting angles, θ1, θ2,..., θs, can be chosen such that the voltage total harmonic 5 SIMULATION RESULTS This paper presents comparison of output voltages at various levels and harmonic elimination for 7-level, 9- level and 11-level s of the proposed topology. Fig.3,4,5 and 6 shows the Simulink model for proposed Inverter 1720 P a g e

topology. The generated output pulses from the pulse generator are shown in the Fig. 7. and Fig.8., Fig.3.Simulation circuit of the proposed method Fig.6. Subcircuit Fig.4. Subcircuit Fig.7. Pulse Generator with Multi CarrierPWM Fig.5. Subcircuit Fig.8.Gate pulses 1721 P a g e

Fig.9. Output Voltage Waveform of seven level Fig.12.Harmonic spectrum Fig.10. Harmonic Spectrum Fig.13. Output Voltage Waveform of eleven level Fig.11. Output Voltage Waveform of nine level Fig.14. Harmonic Spectrum 1722 P a g e

Applications, vol. 32, no. 5, pp. 1130-1138, Table.1. THD at various levels September/October 1996. [4] X. Yuan and I. Barbi, Fundamentals of a New Diode Clamping multilevel Inverter Type Cascaded H Bridge % THD Reduction Number of Switches 7- level 9- level 11-level 12 16 20 24.64 20.75 11.1 In case of seven level requires 12 switches to get the seven level output voltage and the output voltage is shown in fig.9.the corresponding FFT analysis is also shown in fig.10. In case of nine level requires 16 switches to get the nine level output voltage and the output voltage is shown in fig.11.the corresponding FFT analysis is also shown in fig.12. In case of eleven level requires 20 switches to get the eleven level output voltage and the output voltage is shown in fig.13.the corresponding FFT analysis is also shown in fig.14. For proposed topology the harmonic spectrum of the simulation system are compared and presented in the Table 1 at various levels. 6 CONCLUSION In the Present work, the THD of different levels of Cascaded H-Bridge Multilevel Inverter has been analyzed using MATLAB/Simulink. It has been found that the total harmonic distortion is low for higher levels of Cascaded H-Bridge Multilevel Inverter. REFERENCES [1] John N. Chiasson, Leon M. Tolbert, Keith J.McKenzie, Zhong Du, A Complete solution to the harmonic elimination problem, IEEE transactions on power electronics, Vol. 19, No.2, pp. 491-498, March 2004. [2] J.Rodríguez, J.S.Lai, and F. Z.Peng, Multilevel Inverters: A Survey oft opologies, Controls, and Applications, IEEETransactions on Industrial Electronics, Vol. 49,No. 4, August 2002,pp.724-739. [3] Fang Zheng Peng, Jih-Sheng Lai, et al, A Multilevel Voltage-Source Inverter with Separate DC Sources for Static Var Generation, IEEE Trans. on Industry Inverter, IEEE Transaction spower Electron., Vol. 15, No.4, 2000, pp. 711-718. [5] K.Surya Suresh, M.Vishnu Prasad, PV Cell Based Five Level Inverter Using Multicarrier PWM International Journal of Modern Engineering Research,Vol.1, Issue.2, pp-545-551. [6] PhilipT.Krein,Robert S.Balog and Xin Geng, High-Frequency Link Inverter for fuel cells Based on Multiple Carrier PWM, IEEE Transactions on Power Electronics, Vol 19, N0.5, Sep 2004. [7] D.Mohan and Sreejith B.Kurub Performance Ana lysis of Multi Level Shunt Active Filter based on SDM in CiiT International Journal of Di gital Signal Pro cessing pp42 46 [8] B.P.Mcgrath and D.G Holmes Multi carrier PWM strategies for multilevel IEEE Transaction on Industrial Electronics, Volume 49, Issue 4, Aug 2002, pp 858-867 [9] L. M. Tolbert, F. Z. Peng, and T. G. Habetler Multilevel Converters for LargeElectric Drives, IEEE Transactions on Industry Applications, vol. 35, no. 1, Jan/Feb. 1999,pp.36-44. [10] L. M. Tolbert, F. Z. Peng, T. G. Habetler, Multilevel Inverters for Electric Vehicle Applica tions, IEEE Workshop on Power Electronics in Transportation, Oct 22-23, 1998,Dearborn, Michigan, pp.1424-1431. [11] J.Rodríguez, J.S.Lai, and F. Z.Peng, Multilevel Invert ers: A Survey oft opologies, Controls, and Applications, IEEETransactions on Industrial Electronics,Vol. 49,No. 4, August 2002,pp.724-739. 1723 P a g e