SIMULATION DESIGN TOOL LABORATORY MANUAL

Similar documents
Shankersinh Vaghela Bapu Institute of Technology INDEX

Shankersinh Vaghela Bapu Institute of Technology

Electronic Circuits I Laboratory 03 Rectifiers

Applications of Diode

EXPERIMENT 4 LIMITER AND CLAMPER CIRCUITS

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

After performing this experiment, you should be able to:

Chapter 2. Diodes & Applications

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

Laboratory Manual CS (P) Digital Systems Lab

CHAPTER 1 DIODE CIRCUITS. Semiconductor act differently to DC and AC currents

Basic Electronic Devices and Circuits EE 111 Electrical Engineering Majmaah University 2 nd Semester 1432/1433 H. Chapter 2. Diodes and Applications

Clippers limiter circuits Vi > V Vi < V

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

Lecture (04) PN Diode applications II

Department of Electronics and Communication Engineering

EE 110 Introduction to Engineering & Laboratory Experience Saeid Rahimi, Ph.D. Lab 6 Diodes: Half-Wave and Full-Wave Rectifiers Converting AC to DC

Electronic Devices. Floyd. Chapter 2. Ninth Edition. Electronic Devices, 9th edition Thomas L. Floyd

Figure 1 Diode schematic symbol (left) and physical representation (right)

Rectifiers and Filters

About the Tutorial. Audience. Prerequisites. Copyright & Disclaimer. Linear Integrated Circuits Applications

3. Diode, Rectifiers, and Power Supplies

Circuit operation Let s look at the operation of this single diode rectifier when connected across an alternating voltage source v s.

Lecture (04) Diode applications, cont.

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2013 SCHEME OF VALUATION

Exercise 1: EXERCISE OBJECTIVE DISCUSSION. a. circuit A. b. circuit B. Festo Didactic P0 75

ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS

PESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS

B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics

A device which removes the peak of a waveform is known as a Clipper. Voltage clipping diagram

Exercise 3: EXERCISE OBJECTIVE

EXPERIMENT 5 : DIODES AND RECTIFICATION

EXPERIMENT 3 Half-Wave and Full-Wave Rectification

EXPERIMENT 2.2 NON-LINEAR OP-AMP CIRCUITS

IME-100 ECE. Lab 1. Electrical and Computer Engineering Department Kettering University. G. Tewolde, IME100-ECE,

EXPERIMENT 7: DIODE CHARACTERISTICS AND CIRCUITS 10/24/10

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

EXPERIMENT 5 : THE DIODE

DIGITAL ELECTRONICS QUESTION BANK


Experiment DC-DC converter

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

Electronic I Lecture 3 Diode Rectifiers. By Asst. Prof Dr. Jassim K. Hmood

Experiment #2 Half Wave Rectifier

Digital Electronics Course Objectives

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

Federal Urdu University of Arts, Science & Technology Islamabad Pakistan SECOND SEMESTER ELECTRONICS - I

2) The larger the ripple voltage, the better the filter. 2) 3) Clamping circuits use capacitors and diodes to add a dc level to a waveform.

Linear & Digital IC Applications (BRIDGE COURSE)

EE351 Laboratory Exercise 1 Diode Circuits

1. LINEAR WAVE SHAPING

NORTH MAHARASHTRA UNIVERSITY. F.Y. B. Sc. Electronics. Syllabus. Wieth effect from june2015

NORTH MAHARASHTRA UNIVERSITY, JALGAON

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer

Preface... iii. Chapter 1: Diodes and Circuits... 1

Diode Applications Half-Wave Rectifying

Practical Workbook Logic Design & Switching Theory

R09. 1.a) State and explain Kirchoff s laws. b) In the circuit given below Figure 1 find the current through 5 Ω resistor. [7+8] FIRSTRANKER.

CHAPTER IV DESIGN AND ANALYSIS OF VARIOUS PWM TECHNIQUES FOR BUCK BOOST CONVERTER

Exam Booklet. Pulse Circuits

COMBINATIONAL CIRCUIT

Hashemite University Mechatronics Engineering Department Logic and Electronics Laboratory Manual

Electronics. RC Filter, DC Supply, and 555

Lecture -1: p-n Junction Diode

DIGITAL ELECTRONICS WAVE SHAPING AND PULSE CIRCUITS. September 2012

3.4. Operation in the Reverse Breakdown

INC 253 Digital and electronics laboratory I

Calhoon MEBA Engineering School. Study Guide for Proficiency Testing Industrial Electronics

1) Consider the circuit shown in figure below. Compute the output waveform for an input of 5kHz

UNIT II: Clocked Synchronous Sequential Circuits. CpE 411 Advanced Logic Circuits Design 1

Total No. of Questions : 40 ] [ Total No. of Printed Pages : 7. March, Time : 3 Hours 15 Minutes ] [ Max. Marks : 90

INTRODUCTION TO ENGINEERING AND LABORATORY EXPERIENCE Spring, 2015

CHAPTER 6 DIGITAL INSTRUMENTS

R & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification:

Diodes (non-linear devices)

Practical Manual. Deptt.of Electronics &Communication Engg. (ECE)

S-[F] NPW-02 June All Syllabus B.Sc. [Electronics] Ist Year Semester-I & II.doc - 1 -

Lecture (03) Diode applications

DIGITAL / ANALOG TRAINER

Let us consider the following block diagram of a feedback amplifier with input voltage feedback fraction,, be positive i.e. in phase.

UNIT III. Designing Combinatorial Circuits. Adders

EEE118: Electronic Devices and Circuits

EXPERIMENT 5 : THE DIODE

WINTER 14 EXAMINATION

Tektronix Courseware. Academic Labs. Sample Labs from Popular Electrical and Electronics Engineering Curriculum

OBJECTIVE TYPE QUESTIONS FOR PRACTICAL EXAMINATION Subject : Electronics-I ( EC 112)

DEPARTMENT OF ELECTRICAL ENGINEERING LAB WORK EE301 ELECTRONIC CIRCUITS

Analog Electronic Circuits

B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

Electrical, Electronic and Communications Engineering Technology/Technician CIP Task Grid

The SOL-20 Computer s Cassette interface.

EE320L Electronics I. Laboratory. Laboratory Exercise #4. Diode Rectifiers and Power Supply Circuits. Angsuman Roy

Diodes & Rectifiers Nafees Ahamad

Experiment # 4. Binary Addition & Subtraction. Eng. Waleed Y. Mousa

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

EXPERIMENT NO 1 TRUTH TABLE (1)

Transcription:

SHANKERSINH VAGHELA BAPU INSTITUTE OF TECHNOLOGY SIMULATION DESIGN TOOL LABORATORY MANUAL B.E. 4 th SEMESTER-2015-16 SHANKERSINH VAGHELA BAPU INSTITUTE OF TECHNOLOGY Gandhinagar-Mansa Road, PO. Vasan, Gandhinagar District, Gujarat, Pin. 382650

INDEX Sr. No. 1.a 1.b Title Page Date Sign Grade Simulate and study of half-wave, using Multisim. Simulate and study of full-wave, using Multisim. 2. Simulate and study of bridge-rectifier using Multisim. 3.a 3.b 4.a 4.b Stimulate and Study Positive Clipper circuits using Multisim. Stimulate and Study Negative Clipper circuits using Multisim. Stimulate and Study Positive Clamper circuits using Multisim Stimulate and Study Negative Clamper circuits using Multisim 5. Stimulate and Study Voltage Regulator using Multisim. 6. Stimulate and Study logical expression using Multisim 7.a Simulate Full adder using Multisim and determine its truth table. 7.b Simulate Full adder using Multisim and determine its truth table. 1

8. Simulate a 3-bit synchronous counter and determine its counter sequence using Multisim. 9. Simulate a 4-bit Asynchronous counter and determine its counter sequence using Multisim. 10. Introduction to PCB Design 2

EXPERIMENT:- 1 [A] AIM: Stimulate and Study half-wave Rectifier using Multisim. EQUIPMENTS: [1].Transformer NLT_PQ_4_12. [2].Oscilloscope XSC1. [3].Resistor 2k. [4].Diode Virtual. [5].Voltage Source. THEORY: The process of converting an alternating voltage/current to a unidirectional voltage/current is called rectification. A diode offers very low resistance when forward biased and very high resistance when reverse biased. Hence, it can be used as rectifier. The rectified output is a pulsating unidirectional voltage/current. A filter is necessary after rectifier to convert pulsating waveform to dc. Half wave rectifier: During positive half cycle, the diode is forward biased. Hence, current flows through load resistor. During negative half cycle, the diode is reverse biased and is equivalent to open circuit. Therefore current through load is zero. Thus, the diode conducts only for one half cycles and results in half wave rectified output. Half wave rectifier is simple and low cost circuit but it has very high ripple, lower efficiency. 3

CIRCUIT DIAGRAM: Figure 1 PROCEDURE: [1]Complete the circuit as per the fig. (1) for half wave rectifier. [2]Connect the CRO across the load. [3]Switch on the supply. [4]Keep the CRO in ground mode and Switch the CRO to DC mode [5]Observe the half wave rectifier output voltage 4

OUTPUT VOLTAGE: CONCLUSION: FIGURE 2 5

EXPERIMENT:-1 [B] AIM: Stimulate and Study Full-wave Rectifier using Multisim. EQUIPMENTS: [1].Transformer NLT_PQ_4_12. [2].Oscilloscope XSC1. [3].Resistor 2k. [4].Diode Virtual. (2) [5].Voltage Source. THEORY: The process of converting an alternating voltage/current to a unidirectional voltage/current is called rectification. A diode offers very low resistance when forward biased and very high resistance when reverse biased. Hence, it can be used as rectifier. The rectified output is a pulsating unidirectional voltage/current. A filter is necessary after rectifier to convert pulsating waveform to dc. Full wave rectifier: The full wave rectifier consists of a center-tap transformer, which results in equal voltages above and below the center-tap. During the positive half cycle, positive voltage appears at the anode of D1 while negative voltage at the anode of D2. So diode D1 is forward biased and it results in current through load. During negative half cycle, the positive voltage appears at the anode of D2 and hence it is forward biased resulting in current through load. At the same instant a negative voltage appears at the anode of D1, thus reverse biasing it and hence D1 does not conduct. The current through the load during both half cycles is in the 6

same direction hence it is sum of individual currents. The individual currents and voltages are combined in the load and therefore their average values are double that obtained in a half wave rectifier. In full wave rectifier, ripple is reduced, efficiency is improved. And as equal current flows through secondary during both the half cycle, core does not saturate. The demerits of full wave rectifier are : output voltage is half the secondary voltage and diodes with high PIV ratings are required. CIRCUIT DIAGRAM: Figure-1 PROCEDURE: [1]Complete the circuit as per the fig. (1) for Full wave rectifier. [2]Connect the CRO across the load. 7

[3]Switch on the supply. [4]Keep the CRO in ground mode and Switch the CRO to DC mode [5]Observe the Full wave rectifier output voltage OUTPUT VOLTAGE DIAGRAM: FIGURE 2 CONCLUSION: 8

EXPERIMENT: - 2 AIM: Stimulate and Study Bridge-wave Rectifier using Multisim. EQUIPMENTS: [1].Transformer NLT_PQ_4_12. [2].Oscilloscope XSC1. [3].Resistor 2k. [4].Diode Virtual. (4) [5].Voltage Source. THEORY: The process of converting an alternating voltage/current to a unidirectional voltage/current is called rectification. A diode offers very low resistance when forward biased and very high resistance when reverse biased. Hence, it can be used as rectifier. The rectified output is a pulsating unidirectional voltage/current. A filter is necessary after rectifier to convert pulsating waveform to dc. Bridge rectifier: This circuit does not required center-tap transformer. During the positive half cycle, diodes D1 and D2 are forward biased and D3 and D4 are reverse biased. Thus, current flows in the circuit due to D1 and D2. During the positive half cycle, diodes D1 and D2 are forward biased and D3 and D4 are reverse biased. Thus, current flows in the circuit due to D1 and D2. During the negative half cycle, diodes D3 and D4 are forward biased and D1 and D2 are reverse biased which results in a current in the same direction. Thus the current flows for the whole cycle across the load in one direction resulting in full wave rectification. Since bridge rectifier does not required center-tapped transformer, its cost, weight and size are lesser compared to a full wave rectifier. Diode with lesser PIV can be used in bridge rectifier compared to full wave rectifier. 9

CIRCUTI DIAGRAM: FIGURE 1 PROCEDURE: [1]Complete the circuit as per the fig. (1) for Bridge rectifier. [2]Connect the CRO across the load. [3]Switch on the supply. [4]Keep the CRO in ground mode and Switch the CRO to DC mode [5]Observe the Bridge rectifier output voltage. 10

OUTPUT VOLTAGE: CONCLUSION: FIGURE 2 11

EXPERIMENT:-3 [A] AIM: Stimulate and Study Positive Clipper circuits using Multisim. EQUIPMENTS: [1]XFG1 [2]Resistor 2K. [3]Oscilloscope XSC1 [4]Virtual Diode. THEORY: The circuit used to limit or clip the extremities of the ac signal is called the limiter or clipper. Limiters can transform a sine wave into a rectangular wave. It can limit either the positive or negative amplitude of an ac voltage. It can also perform other useful wave shaping functions. The unidirectional characteristics of semiconductor diodes permit to serve as limiter. In Figure 1, a sine wave signal of amplitude V in is applied to the input. During the positive half cycle of the input signal, diode D is reversed biased and cannot conduct. Hence the output obtained at the output terminals is zero. During the negative half cycle of the input signal, diode D is forward biased and current can flow in the circuit. Hence at the output terminal, the output voltage Vo will be developed which will be having full negative half cycles and clipped positive half cycles. This circuit is known as positive clipper because the diode is in series with the output terminal and the output is clipped on the positive side. 12

CIRCUIT DIAGRAM: Figure-1 PROCEDURE: POSITIVE CLIPPER [1]Connect the circuit of Figure-1 and apply a sine wave voltage of 50 Hz (Vin max.15v) at the input terminal using audio signal generator XFG1. [2]Observe the output voltage Vo in waveform in Oscilloscope. 13

OUTPUT VOLTAGE DIAGRAM: Figure-2 CONCLUSION: 14

EXPERIMENT:-3 [B] AIM: Stimulate and Study Negative Clipper circuits using Multisim. EQUIPMENTS: [1]XFG1 [2]Resistor 2K. [3]Oscilloscope XSC1 [4]Virtual Diode. THEORY: The circuit used to limit or clip the extremities of the ac signal is called the limiter or clipper. Limiters can transform a sine wave into a rectangular wave. It can limit either the positive or negative amplitude of an ac voltage. It can also perform other useful wave shaping functions. The unidirectional characteristics of semiconductor diodes permit to serve as limiter. In Figure 1, a sine wave signal of amplitude Vin is applied to the input. During the positive half cycle of the input signal, diode D is reversed biased and cannot conduct. Hence the output obtained at the output terminals is zero. During the negative half cycle of the input signal, diode D is forward biased and current can flow in the circuit. Hence at the output terminal, the output voltage Vo will be developed which will be having full negative half cycles and clipped positive half cycles. By reversing the polarity of diode negative clipper can be realized which can give the output voltage Vo with full positive half cycles and clipped negative half cycles. 15

CIRCUIT DIAGRAM: Figure-3 PROCEDURE: [1]Connect the circuit of Figure-3 and apply a sine wave voltage of 50 Hz (Vin max.15v) at the input terminal using audio signal generator XFG1. [2]Observe the output voltage Vo in waveform in Oscilloscope. 16

OUTPUT VOLTAGE DIAGRAM: CONCLUSION: FIGURE 4 17

EXPERIMENT:-4 [A] AIM: Stimulate and Study Positive Clamper circuits using Multisim. EQUIPMENTS: [1]XFG1 [2]Resistor 200K. [3]Oscilloscope XSC1 [4]Virtual Diode. [5]Capacitor 100 pf THEORY: The circuit that does not change the shape of the input waveform but only adds a D.C. level to the input waveform is known as clamper, d.c. Restorer or dc inserter. In the circuit of Figure 1, during the negative half cycle of the input sine wave signal of 15 V (peak-to-peak), the diode D will conduct and the capacitor C will charge to the 5Vpeak value of the negative half cycle through the low resistance path of the forward biased diode. During the positive half cycle of the input sine wave signal, the diode D can not conduct and the capacitor C will try to discharge through R. If the discharge time constant RC is large as compared to the time period of the input sine wave, the capacitor will lose very little of its charge and will hold the charged value of 5 V across it. Now during the next negative half cycle of the input sine wave signal, the negative input voltage will be cancelled by the positive voltage across the capacitor and diode cannot conduct. Hence, effectively 5 V is added by this positive clamper to the input sine wave. The output wave will have D.C. Level of 5 V and it will vary from 0 V to 10 V. 18

CIRCUIT DIAGRAM: Figure-1 PROCEDURE: POSITIVE CLAMPER [1]Connect the circuit of Fig. 1 and apply sinusoidal input signal of 15 Vpp value to the circuit. [2]Observe the output signal on C.R.O. keeping it on D.C. Position. 19

OUTPUT VOLTAGE DIAGRAM: CONCLUSION: Figure-2 20

EXPERIMENT:-4 [B] AIM: Stimulate and Study Negative Clamper circuits using Multisim. EQUIPMENTS: [1]XFG1 [2]Resistor 200K. [3]Oscilloscope XSC1 [4]Virtual Diode. [5]Capacitor 100 pf THEORY: The circuit that does not change the shape of the input waveform but only adds a D.C. level to the input waveform is known as clamper, d.c. Restorer or dc inserter. In the circuit of Figure 1, during the negative half cycle of the input sine wave signal of 15 V (peak-to-peak), the diode D will conduct and the capacitor C will charge to the 5Vpeak value of the negative half cycle through the low resistance path of the forward biased diode.negative clamper works on the similar principle as that of the positive clamper and can add a negative D.C. Level to the input wave. In the circuit shown in Figure 3, the polarity of the diode D has been reversed. The capacitor C will charge during the positive half cycle of the input sine wave signal and will hold the peak value of the half cycle across it. The circuit effectively will add - 5 V to the input sine wave and the output will vary from 0 V to - 10 V with D.C. Value equal to - 5 V. 21

CIRCUIT DIAGRAM: Figure-3 PROCEDURE: NEGATIVE CLAMPER [1].Connect the circuit of Fig. 1 and apply sinusoidal input signal of 15 Vpp value to the circuit. [2].Observe the output signal on C.R.O. keeping it on D.C. Position. 22

OUTPUT VOLTAGE DIAGRAM: Figure-2 CONCLUSION: 23

EXPERIMENT:- 5 AIM: Stimulate and Study Voltage Regulator using Multisim. EQUIPMENTS: [1].Function generator. [2].Oscilloscope XSC1. [3].Resistor 2k. [4]. Line voltage. THEORY: The Digilab board can use any power supply that creates a DC voltage between 6 and 12 volts. A 5V voltage regulator (7805) is used to ensure that no more than 5V is delivered to the Digilab board regardless of the voltage present at the J12 connector (provided that voltage is less than 12VDC). The regulator functions by using a diode to clamp the output voltage at 5VDC regardless of the input voltage - excess voltage is converted to heat and dissipated through the body of the regulator. If a DC supply of greater than 12V is used, excessive heat will be generated, and the board may be damaged. If a DC supply of less than 5V is used, insufficient voltage will be present at the regulators output. If a power supply provides a voltage higher than 7 or 8 volts, the regulator must dissipate significant heat. The "fin" on the regulator body (the side that protrudes upward beyond the main body of the part) helps to dissipate excess heat more efficiently. If the board requires higher currents (due to the use of peripheral devices or larger breadboard circuits), then the regulator may need to dissipate more heat. In this case, the regulator can be secured to the circuit board by fastening it with a screw and nut (see below). By securing the regulator tightly to the circuit board, excess heat can be passed to the board and then radiated away. 24

CIRCUIT DIAGRAM: OUTPUT VOLTAGE: CONCLUSION: 25

EXPERIMENT: - 6 AIM: Stimulate and Study logical expression using Multisim. EQUIPMENTS: [1].AND GATE. [2].OR GATE. [3].NOT GATE. THEORY: LOGIC EXPRESSION:- Minterms:- Y= m(0,1,2,3,5,7,8,10,15) K-map 26

EXPRESSION:- Y=A D+B D +BCD. CIRCUIT DIAGRAM: Figure 1 CONCLUSION: 27

EXPERIMENT: - 7 [A] AIM: Simulate Full adder using Multisim and determine its truth table. EQUIPMENTS: [1].AND GATE. [2].OR GATE. [3].NOT GATE. [4].PROBE. [5]. VOLTAGE SOURCE. THEORY: To construct a full adder circuit, we'll need three inputs and two outputs. Since we'll have both an input carry and an output carry, we'll designate them as C IN and C OUT. At the same time, we'll use S to designate the final Sum output. The resulting truth table is shown. This is looking a bit messy. It looks as if C OUT may be either an AND or an OR function, depending on the value of A, and S is either an XOR or an XNOR, again depending on the value of A. Looking a little more closely, however, we can note that the S output is actually an XOR between the A input and the half-adder SUM output with B and C IN inputs. Also, the output carry will be true if any two or all three inputs are logic 1. What this suggests is also intuitively logical: we can use two halfadder circuits. The first will add A and B to produce a partial Sum, while the second will add C IN to that Sum to produce the final S output. If either half-adder produces a carry, there will be an output carry. Thus, C OUT will be an OR function of the half-adder Carry outputs. The resulting full adder circuit is shown below. 28

TRUTH TABLE:- INPUTS OUTPUTS A B C COUT S 0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1 CIRCUIT:- 29

CIRCUIT DIAGRAM: OUTPUT DIAGRAM: CONCLUSION: 30

EXPERIMENT:- 7 [B] AIM: Simulate Full Subtractor using multisim and determine its truth table. EQUIPMENTS: [1].AND GATE. [2].OR GATE. [3].XOR GATE. [4].PROBE. [5]. VOLTAGE SOURCE. THEORY: This circuit is performing binary subtraction of B from A (A-B, recalling that in binary 0-1 = 1 borrow 1). Such a circuit is called a halfsubtractor, the reason for this is that it enables a borrow out of the current arithmetic operation but no borrow in from a previous arithmetic operation. As in the case of the addition using logic gates, a full subtractor is made by combining two half-subtractor and an additional OR-gate. A full subtractor has the borrow in capability (denoted as BORIN in the diagram below) and so allows cascading which results in the possibility of multibit subtraction. The circuit diagram for a full subtractor is given below. 31

TRUTH TABLE:- CIRCUIT:- 32

CIRCUIT DIAGRAM: OUTPUT DIAGRAM: CONCLUSION: 33

EXPERIMENT:- 8 AIM: Stimulate 3bit Synchronous UP Counter using Multisim and determine its truth table. EQUIPMENTS: [1]. JK-FLIP FLOP. [2]. AND GATE. [3].CLOCK. [4].OSCILLOSCOPE. [5].VOLTAGE SOURCE. THEORY: A counter is a register capable of counting numbers of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. An up/down counter is one that is capable of progressing in increasing order or decreasing order through a certain sequence. An up/down counter is also called bidirectional counter. Usually up/down operation is controlled by up/down signal. When this signal is high counter goes through up sequence and when up/down signal is low counter follows reverse sequence. Here we are performing our exp using 3-bit up synchronous counter. EXCITATION TABLE OF JK FF: Present Next J K state Q n state Q n+1 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0 34

CIRCUIT EXCITATION TABLE: Present state Q C Q B Q A Next State Q C+1 Q B+1 Q A+1 K-maps AND SIMPLIFIED EXPRESSIONS: Flip flop inputs J C K C J B K B J A K A 0 0 0 0 0 1 0 X 0 X 1 X 0 0 1 0 1 0 0 X 1 X X 1 0 1 0 0 1 1 0 X X 0 1 X 0 1 1 1 0 0 1 X X 1 X 1 1 0 0 1 0 1 X 0 0 X 1 X 1 0 1 1 1 0 X 0 1 X X 1 1 1 0 1 1 1 X 0 X 0 1 X 1 1 1 0 0 0 X 1 X 1 X 1 35

CIRCUIT DIAGRAM: PROCEDURE: [1].Connections are made as per the circuit diagram [2].Switch on the power supply. [3].Apply clock pulses and note the outputs after each clock pulse and note done the out puts. 36

TIMING DIAGRAM: CONCLUSION: 37

EXPERIMENT:-9 AIM: Stimulate 4 bit Asynchronous UP Counter using Multisim and determine its truth table. EQUIPMENTS: [1]. JK-FLIP FLOP. [2].CLOCK. [3].DCD Hex Green U5. [4].VOLTAGE SOURCE. THEORY: An asynchronous (ripple) counter is a single JK-type flip-flop, with its J (data) input fed from its own inverted output. This circuit can store one bit, and hence can count from zero to one before it overflows (starts over from 0). This counter will increment once for every clock cycle and takes two clock cycles to overflow, so every cycle it will alternate between a transition from 0 to 1 and a transition from 1 to 0.A counter that can change state in either direction, under the control of an up/down selector input, is known as an up/down counter. When the selector is in the up state, the counter increments its value. EXCITATION TABLE OF JK FF: Present Next J K state Q n state Q n+1 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0 38

CIRCUIT EXCITATION TABLE: Present state Q D Q C Q B Q A Next State Q D+1 Q C+1 Q B+1 Q A+1 Flip flop inputs J D K D J C K C J B K B J A K A 0 0 0 0 0 0 0 1 0 X 0 X 0 X 1 X 0 0 0 1 0 0 1 0 0 X 0 X 1 X X 1 0 0 1 0 0 0 1 1 0 X 0 X X 0 1 X 0 0 1 1 0 1 0 0 0 X 1 X X 1 X 1 0 1 0 0 0 1 0 1 0 X X 0 0 X 1 X 0 1 0 1 0 1 1 0 0 X X 0 1 X X 1 0 1 1 0 0 1 1 1 0 X X 0 X 0 1 X 0 1 1 1 1 0 0 0 1 X X 1 X 1 X 1 1 0 0 0 1 0 0 1 X 0 0 X 0 X 1 X 1 0 0 1 1 0 1 0 X 0 0 X 1 X X 1 1 0 1 0 1 0 1 1 X 0 0 X X 0 1 X 1 0 1 1 1 1 0 0 X 0 1 X X 1 X 1 1 1 0 0 1 1 0 1 X 0 X 0 0 X 1 X 1 1 0 1 1 1 1 0 X 0 X 0 1 X X 1 1 1 1 0 1 1 1 1 X 0 X 0 X 0 1 X 1 1 1 1 0 0 0 0 X 1 X 1 X 1 X 1 39

K-maps AND SIMPLIFIED EXPRESSIONS: 40

CIRCUIT DIAGRAM: PROCEDURE: [1].Connections are made as per the circuit diagram [2].Switch on the power supply. [3].Apply clock pulses and note the outputs after each clock pulse and note done the outputs. CONCLUSION: 41

EXPERIMENT:-10 AIM: Stimulate and study Printed Circuit Boards using Ultiboard. THEORY: Ultiboard is used to design printed circuit boards, perform certain basic mechanical CAD operations, and prepare them for manufacturing. It also provides automated parts placement and layout. 1 Menu Bar 4 Draw Settings 7 Autoroute Toolbar 10 Spreadsheet View 13 Birds Eye View Toolbar 2 Standard Toolbar 5 View Toolbar 8 Status Bar 11 Design Toolbox 3 Select Toolbar 6 Main Toolbar 9 Workspace 12 3D Preview 42

Design Toolbox: Use the Design Toolbox, shown in the figure below, to manage your design by controlling major parts of Ultiboard s functionality. The Design Toolbox is made up of two tabs: The Projects tab is where you view the projects that are currently open. Each project may contain one or more designs. Double-click on a particular design to make it the active view. The Layers tab is where you move between layers of your design, control the appearance of layers, and perform several other functions. Autoroute Toolbar: The Autoroute toolbar contains the autorouting and placement functions supported by Ultiboard. APPLICATIONS: NI Ultiboard software helps students learn about the layout process and industry practices by providing a flexible environment for PCB layout and routing. Students can retrieve designs from NI Multisim interactive SPICEbased simulation or begin from scratch using parts from the built-in Ultiboard database of land patterns. Main features: - Prepares students for professional design activities with integrated layout and routing. Combine with NI Multisim to simplify transfer of designs from schematic to layout. Helps students produce their first PCBs with pick-and-place components and follow-me routing. Exports to standard formats including Gerber to give students an understanding of industry practices. Creates designs of up to four layers with up to 1,000 pin. 43

CIRCUIT DIAGRAM: PCB DESIGN: CONCLUSION: 44