Digital Design and System Implementation. Overview of Physical Implementations

Similar documents
EECS150 - Digital Design Lecture 2 - CMOS

EECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies. Overview of Physical Implementations

EECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies

EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology

Engr354: Digital Logic Circuits

EECS 151/251A Spring 2019 Digital Design and Integrated Circuits. Instructors: Wawrzynek. Lecture 8 EE141

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits

EMT 251 Introduction to IC Design

ECE/CoE 0132: FETs and Gates

CS302 - Digital Logic Design Glossary By

ECE380 Digital Logic

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate

4-bit counter circa bit counter circa 1990

Digital Integrated Circuits Lecture 20: Package, Power, Clock, and I/O

ECE380 Digital Logic. Logic values as voltage levels

Chapter 3 Digital Logic Structures

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

CMOS Digital Integrated Circuits Lec 11 Sequential CMOS Logic Circuits

Reference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering

PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

EE584 Introduction to VLSI Design Final Project Document Group 9 Ring Oscillator with Frequency selector

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

4-bit counter circa bit counter circa 1990

2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)

Objective Questions. (a) Light (b) Temperature (c) Sound (d) all of these

16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)

IES Digital Mock Test

CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC

Gates and and Circuits

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA

Gates and Circuits 1

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 7. LECTURE: LOGIC CIRCUITS II: FET, MOS AND CMOS

Chapter 3 Digital Logic Structures

Design of Low Power Flip Flop Based on Modified GDI Primitive Cells and Its Implementation in Sequential Circuits

MOSFETS: Gain & non-linearity

+1 (479)

FPGA Based System Design

Electronic Circuits EE359A

PROGRAMMABLE ASICs. Antifuse SRAM EPROM

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

Jack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.

CS250 VLSI Systems Design. Lecture 3: Physical Realities: Beneath the Digital Abstraction, Part 1: Timing

Lecture 1. Tinoosh Mohsenin

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N

A High Performance Asynchronous Counter using Area and Power Efficient GDI T-Flip Flop

CMOS Digital Integrated Circuits Analysis and Design

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Fan in: The number of inputs of a logic gate can handle.

420 Intro to VLSI Design

(c) Figure 1.1: Schematic elements. (a) Voltage source. (b) Light bulb. (c) Switch, open (off). (d) Switch, closed (on).

Chapter 3. H/w s/w interface. hardware software Vijaykumar ECE495K Lecture Notes: Chapter 3 1

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

Computer Architecture (TT 2012)

DO NOT COPY DO NOT COPY

Code No: R Set No. 1

The Design of SET-CMOS Hybrid Logic Style of 1-Bit Comparator

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates

Chapter 1 Introduction

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

Classification of Digital Circuits

Datorstödd Elektronikkonstruktion

Logic and Computer Design Fundamentals. Chapter 6 Selected Design Topics. Part 1 The Design Space

! Sequential Logic. ! Timing Hazards. ! Dynamic Logic. ! Add state elements (registers, latches) ! Compute. " From state elements

Lecture 18. BUS and MEMORY

! Review: Sequential MOS Logic. " SR Latch. " D-Latch. ! Timing Hazards. ! Dynamic Logic. " Domino Logic. ! Charge Sharing Setup.

Digital logic families

Digital Systems Laboratory

Transistor Digital Circuits

DESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM

CS61c: Introduction to Synchronous Digital Systems

Silicon-Gate Switching Functions Optimize Data Acquisition Front Ends

Digital Electronics 8. Multiplexer & Demultiplexer

Basic Logic Circuits

Module -18 Flip flops

BEE 2233 Digital Electronics. Chapter 1: Introduction

CMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience

TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018

Digital Integrated Circuits 1: Fundamentals

PE713 FPGA Based System Design

ECE 2300 Digital Logic & Computer Organization

Lecture #2 Solving the Interconnect Problems in VLSI

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 0: Introduction

Spiral 1 / Unit 8. Transistor Implementations CMOS Logic Gates

Digital Design: An Embedded Systems Approach Using VHDL

Shorthand Notation for NMOS and PMOS Transistors

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Design cycle for MEMS

CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4

Logic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.

LBI-38392C IC DATA MAINTENANCE MANUAL LOGIC BOARD U707 OCTAL DATA LATCH 19D902172G1 & G2 TABLE OF CONTENTS

CMOS Technology. 1. Why CMOS 2. Qualitative MOSFET model 3. Building a MOSFET 4. CMOS logic gates. Handouts: Lecture Slides. metal ndiff.

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

Combinational logic. ! Regular logic: multiplexers, decoders, LUTs and FPGAs. ! Switches, basic logic and truth tables, logic functions

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

Transcription:

Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops vs. latches revisited CS 150 Fall 2005 - Lec #26 Digital Design 1 Overview of Physical Implementations The stuff out of which we make systems Integrated Circuits (ICs) Combinational logic circuits, memory elements, analog interfaces Printed Circuits (PC) boards substrate for ICs and interconnection, distribution of CLK, Vdd, and GND signals, heat dissipation Power Supplies Converts line AC voltage to regulated DC low voltage levels Chassis (rack, card case,...) holds boards, power supply, fans, provides physical interface to user or other systems Connectors and Cables CS 150 Fall 2005 - Lec #26 Digital Design 2

Integrated Circuits Primarily Crystalline Silicon 1mm - 25mm on a side 100-200M transistors (25-50M logic gates") 3-10 conductive layers 2005 - feature size ~ 90nm = 0.09 x 10-6 m Chip in Package CMOS most common - complementary metal oxide semiconductor Package provides: spreading of chip-level signal paths to board-level heat dissipation. Ceramic or plastic with gold wires CS 150 Fall 2005 - Lec #26 Digital Design 3 Printed Circuit Boards fiberglass or ceramic 1-25 conductive layers 1-20in on a side IC packages are soldered down Multichip Modules (MCMs) Multiple chips directly connected to a substrate (silicon, ceramic, plastic, fiberglass) without chip packages CS 150 Fall 2005 - Lec #26 Digital Design 4

Integrated Circuits Moore s Law has fueled innovation for the last 3 decades Number of transistors on a die doubles every 18 months. What are the consequences of Moore s law? CS 150 Fall 2005 - Lec #26 Digital Design 5 Integrated Circuits Uses for digital IC technology today: Standard microprocessors Used in desktop PCs, and embedded applications (ex: automotive) Simple system design (mostly software development) Memory chips (DRAM, SRAM) Application specific ICs (ASICs) custom designed to match particular application can be optimized for low-power, low-cost, high-performance high-design cost / relatively low manufacturing cost Field programmable logic devices (FPGAs, CPLDs) customized to particular application after fabrication short time to market relatively high part cost Standardized low-density components still manufactured for compatibility with older system designs CS 150 Fall 2005 - Lec #26 Digital Design 6

CMOS Devices MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Top View Cross Section The gate acts like a capacitor. A high voltage on the gate attracts charge into the channel. If a voltage exists between the source and drain a current will flow. In its simplest approximation, the device acts like a switch. CS 150 Fall 2005 - Lec #26 Digital Design 7 nfet pfet Transistor-level Logic Circuits Inverter (NOT gate): NAND gate How about AND gate? Note: out = 0 iff both a AND b = 1 therefore out = (ab) pfet network and nfet network are duals of one another. CS 150 Fall 2005 - Lec #26 Digital Design 8

Transistor-level Logic Circuits Simple rule for wiring up MOSFETs: nfet is used only to pass logic zero pfet is used only to pass logic one For example, NAND gate: Note: This rule is sometimes violated by expert designers under special conditions CS 150 Fall 2005 - Lec #26 Digital Design 9 Transistor-level Logic Circuits NAND gate NOR gate Note: Other more complex functions are possible. Ex: out = (a+bc) CS 150 Fall 2005 - Lec #26 Digital Design 10 out = 0 iff both a OR b = 1 therefore out = (a+b) Again pfet network and nfet network are duals of one another

Transmission Gate Transmission gates are the way to build switches in CMOS In general, both transistor types are needed: nfet to pass zeros pfet to pass ones The transmission gate is bi-directional (unlike logic gates) Does not directly connect to Vdd and GND, but can be combined with logic gates or buffers to simplify many logic structures CS 150 Fall 2005 - Lec #26 Digital Design 11 Pass-Transistor Multiplexer 2-to-1 multiplexer: c = sa + s b Switches simplify the implementation: s a b s c CS 150 Fall 2005 - Lec #26 Digital Design 12

4-to-1 Pass-transistor Mux The series connection of pass-transistors in each branch effectively forms the AND of s1 and s0 (or their complement) 20 transistors CS 150 Fall 2005 - Lec #26 Digital Design 13 Alternative 4-to-1 Multiplexer This version has less delay from in to out Care must be taken to avoid turning on multiple paths simultaneously (shorting together the inputs) 36 Transistors CS 150 Fall 2005 - Lec #26 Digital Design 14

Tri-state Buffers Tri-state Buffer: Transistor circuit for inverting tri-state buffer: high impedance (output disconnected) Variations Inverting buffer Inverted enable transmission gate CS 150 Fall 2005 - Lec #26 Digital Design 15 Tri-state Buffers Tri-state buffers are used when multiple circuits all connect to a common bus. Only one circuit at a time is allowed to drive the bus. All others disconnect. Bidirectional connections: Busses: CS 150 Fall 2005 - Lec #26 Digital Design 16

Tri-state Based Multiplexer Multiplexer Transistor Circuit for inverting multiplexer: If s=1 then c=a else c=b CS 150 Fall 2005 - Lec #26 Digital Design 17 D-type Edge-triggered Flip-flop The edge of the clock is used to sample the "D" input & send it to "Q (positive edge triggering) At all other times the output Q is independent of the input D (just stores previously sampled value) The input must be stable for a short time before the clock edge. CS 150 Fall 2005 - Lec #26 Digital Design 18

Transistor-level Logic Circuits Positive Level-sensitive latch: Latch Transistor Level: clk Positive Edge-triggered flipflop built from two levelsensitive latches: clk clk clk CS 150 Fall 2005 - Lec #26 Digital Design 19 State Machines in CMOS Two Phase Non-Overlapping Clocking P1 In CLK R E G Combinational Logic State P2 R E G Out 1/2 Register 1/2 Register P1 P2 CS 150 Fall 2005 - Lec #26 Digital Design 20