Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems

Similar documents
ORDERING INFORMATION PACKAGE

Complementary Switch FET Drivers

Implications of Slow or Floating CMOS Inputs

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN65LVDM31 HIGH-SPEED DIFFERENTIAL LINE DRIVER

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN75374 QUADRUPLE MOSFET DRIVER

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

Current Mode PWM Controller


NE555, SA555, SE555 PRECISION TIMERS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

LM124, LM124A, LM224, LM224A LM324, LM324A, LM2902 QUADRUPLE OPERATIONAL AMPLIFIERS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

CD4066B CMOS QUAD BILATERAL SWITCH


L293, L293D QUADRUPLE HALF-H DRIVERS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

ULN2001A, ULN2002A, ULN2003A, ULN2004A, ULQ2003A, ULQ2004A, HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY

TL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

Description The PT8000 series is a 60 A highperformance,

1.5 C Accurate Digital Temperature Sensor with SPI Interface

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Current Mode PWM Controller

Small, Dynamic Voltage Management Solution Based on TPS62300 High-Frequency Buck Converter and DAC6571

OPTIMIZING PERFORMANCE OF THE DCP01B, DVC01 AND DCP02 SERIES OF UNREGULATED DC/DC CONVERTERS.

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541

High Speed PWM Controller

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

AVC Logic Family Technology and Applications

SN75150 DUAL LINE DRIVER

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

7 Designing with Logic

Application Report. 1 Background. PMP - DC/DC Converters. Bill Johns...

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

The TPS61042 as a Standard Boost Converter

High-Side Measurement CURRENT SHUNT MONITOR

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

ORDERING INFORMATION PACKAGE

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

TL317 3-TERMINAL ADJUSTABLE REGULATOR

Ordering Information PT5521 =3.3 Volts PT5522 =2.5 Volts PT5523 =2.0 Volts PT5524 =1.8 Volts PT5525 =1.5 Volts PT5526 =1.2 Volts PT5527 =1.

POSITIVE-VOLTAGE REGULATORS


Chapter 4. Single-Supply Op Amp Design Techniques. Excerpted from Op Amps for Everyone. Literature Number SLOA076. Literature Number: SLOD006A

50ppm/ C, 50µA in SOT23-3 CMOS VOLTAGE REFERENCE

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

2 C Accurate Digital Temperature Sensor with SPI Interface

Advanced Regulating Pulse Width Modulators

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT

SN QUADRUPLE HALF-H DRIVER

CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

available options TA PACKAGED DEVICE FEATURES 40 C to 85 C ONET2501PARGT 2.5-Gbps limiting amplifier with LOS and RSSI

DS9638 DS9638 RS-422 Dual High Speed Differential Line Driver

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN74AHC1G04 SINGLE INVERTER GATE

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

Advanced Regulating Pulse Width Modulators

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

Current Mode PWM Controller

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

CD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout

ULN2804A DARLINGTON TRANSISTOR ARRAY

CD74HC123, CD74HCT123, CD74HC423, CD74HCT423

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

CD54/74AC245, CD54/74ACT245

CD74HC4067, CD74HCT4067

TPS51124 User s Guide. SLUU252A APRIL 2006 Revised JULY High Performance Synchronous Buck EVM Using the TPS User s Guide

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

CD54/74HC139, CD54/74HCT139

SN75150 DUAL LINE DRIVER

TPIC0107B PWM CONTROL INTELLIGENT H-BRIDGE

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

CD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423

ORDERING INFORMATION PACKAGE SOT (SC-70) DCK

LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904Q DUAL OPERATIONAL AMPLIFIERS

CD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line Drivers, Three-State

LM139, LM139A, LM239, LM239A, LM339, LM339A, LM339Y, LM2901 QUAD DIFFERENTIAL COMPARATORS

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

description/ordering information

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

CD54/74HC221, CD74HCT221

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

Transcription:

Application Report SCBA002A - July 2002 Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems Mark McClear Standard Linear & Logic ABSTRACT Many applications require bidirectional data transfer between 5-V and 3.3-V systems. Two methods of maintaining the lowest possible total system power consumption and safe operation with mixed-mode signal translation are compared. The methods are: 1) split-rail or dual 3.3-V and 5-V devices, and 2) completely 5-V tolerant, pure 3.3-V V CC components. Contents Introduction............................................................................. 2 Split-Rail Level Shifters................................................................ 2 5-V Tolerant, Pure 3.3-V V CC Components............................................... 2 The Misconception About I CC......................................................... 4 More Savings Are Possible............................................................. 6 Conclusion.............................................................................. 7 Acknowledgment........................................................................ 7 List of Figures 1 Simplified LVT Output Structure........................................................... 3 2 ABT Versus LVT Output Drive Comparison................................................. 3 3 Basic Logic Data Transceiver............................................................. 4 4 Basic CMOS Input Structure and Typical I CC Current....................................... 4 5 I CC 16-Bit Device.................................................................... 5 6 V OH of FCT164245 and LVTH16245A..................................................... 5 7 Total-System Power-Dissipation Impact.................................................... 6 8 LVT Bus-Hold Cell...................................................................... 7 1

Introduction The increasing demand for lower system power consumption has brought many new design challenges. Among them is the problem of safely and efficiently interfacing the various switching levels in mixed 3.3-V and 5-V systems, while maintaining the lowest possible total system power consumption. Two competing methods of accomplishing this mixed-mode signal translation have emerged: Split-rail or dual 3.3-V and 5-V V CC devices Completely 5-V tolerant, pure 3.3-V V CC components This application report deals with the pros and cons of using both device types and offers additional suggestions for even greater system power savings. Split-Rail Level Shifters Split-rail level shifters are a class of transceiver devices that have both a 5-V and 3.3-V V CC rail. These transceivers are specifically suitable for bidirectional data transfer between the 5-V CMOS interface and 3.3-V systems. Products in this class can be used effectively as level shifters and data-path voltage translators, but the following precautions usually are recommended: Some dual-v CC rail devices typically have strict power sequencing requirements to prevent leakage or even damage to the devices in the event that one V CC rail ramps faster than the other. Having a 5-V V CC pin does not necessarily ensure that the device actually switches all the way to the 5-V rail. Switching to 5 V is one way to reduce the power consumption in 5-V memories or other pure 5-V CMOS circuits that are driven by a level-shifter device (this application report demonstrates others as well). The data sheet for the product in question reveals whether the part drives all the way to the 5-V rail. If the output high-voltage (V OH ) minimum is around 4.44 V, it does drive to the rail (for example, LVC and AHC). Five-volt level shifters with TTL-compatible outputs typically drive only to around 3.6 V (for example, ABT). 5-V Tolerant, Pure 3.3-V V CC Components A second class of products created to meet these design challenges offers similar voltage translation and level-shifting capabilities as the split-rail devices previously mentioned. These transceivers are not suitable for bidirectional data transfer between the 5-V CMOS interface and the 3.3-V LVTTL side. Using a single V CC source, they avoid the power-sequencing problems and are offered in a number of functions, bit widths, and storage options. The one potential drawback of these single 3.3-V V CC products is that the outputs do not pull all the way to the 5-V V CC rail. A comparison of 5-V ABT and 3.3-V LVT families is provided in the following sections to see if this is a true drawback. The LVT series of devices rely on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT devices. Figure 1 shows a simplified LVT output and shows the mixed-mode signal drive designed into the output stage. This combination of a high-drive TTL stage with the rail-to-rail CMOS switching gives the LVT devices extreme application flexibility. These parts have the same drive characteristics as 5-V ABT devices (see Figure 2), providing the dc drive needed for existing 5-V backplanes and allowing for a simple solution to reduce system power via the migration to 3.3-V operation. 2 Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems

Not only can LVT devices operate as 3-V-to-5-V level translators by supporting input or I/O voltages of 5.5 V with V CC = 2.7 V to 3.6 V, the inputs can withstand 5.5 V even when V CC = 0 V. This permits the devices to be used under partial system power-down applications or when live insertion is required. VCC CMOS Pullup/Pulldown for Rail-to-Rail Switching High-Drive Bipolar for TTL Backplane Driving Output Pin Figure 1. Simplified LVT Output Structure 4.0 3.5 Solid = LVT at 3.3 V Dashed = ABT at 5 V V OH / V OL Output Voltage V 3.0 2.5 2.0 1.5 1.0 0.5 VOL VOH 0 0 5 10 15 20 25 30 35 40 45 50 55 60 65 IOH /IOL Output Current ma Figure 2. ABT Versus LVT Output Drive Comparison Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems 3

The Misconception About I CC The component selection of a level shifter affects two major aspects of total system-power dissipation: The effect the V OH level of the driving part (A, in Figure 3) has on the power dissipation of the receiving device (B, in Figure 3), commonly known as I CC The power of the device itself Interface Driver 5-V TTL Receiver 3.3-V VCC Subsystem A B 5-V VCC Subsystem Note: Unidirectional mode illustrated for simplicity Figure 3. Basic Logic Data Transceiver I CC is the added power dissipation induced into a TTL-compatible 5-V device (B, in Figure 3) due to the V OH level of the driving device (A, in Figure 3). It would be correct to expect that a TTL-compatible 5-V product would have higher power dissipation if it were driven by a device with a V OH of 3.6 V, rather than if that same device was driven by a 5-V V OH driver. Figure 4 shows a typical 5-V CMOS input stage and the I CC current associated with switching the device through the input voltage range from 0 to V CC. CMOS Input Structure VCC 5 4 I CC for CMOS Input I CC ma 3 2 1 GND 0 0 1 2 3 VIN Input Voltage V 4 5 Figure 4. Basic CMOS Input Structure and Typical I CC Current As expected, the I CC current approaches zero at the V CC and ground rails and peaks in the TTL-threshold region of 1.5 V. Figure 5 is a graph of the I CC (i.e., additional I CC ) that is induced into a 16-bit device (all outputs switching) as a function of V OH of the driving device and frequency. 4 Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems

I CC By V OH of Driving Device I CC ma 12 11 10 9 8 7 6 5 4 VINH = 3.1 V VINH = 3.6 V VINH = 5 V 3 2 1 0 5 10 15 20 25 30 35 40 45 50 Frequency MHz Figure 5. I CC 16-Bit Device As shown in Figure 5, I CC is, in fact, 2 ma to 3 ma higher for the case where V OH is only 3.1 V, than for the same device driven to the 5-V rail by a pure 5-V CMOS device. From this, one might conclude that the best possible solution would be to always select a part that switches all the way to the 5-V rail, but this conclusion fails to consider the impact of system power on the driving device. Figure 6 shows the V OH of two devices: the FCT164245 split-rail device from Integrated Device Technology, Inc. (IDT ) and the LVTH16245A from TI. 5 V OH High-Output Voltage V 4 3 2 1 GND IDT FCT164245 TI LVTH16245A 0 5 10 15 20 25 Time ns 30 35 Figure 6. V OH of FCT164245 and LVTH16245A Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems 5

From Figure 6, it can be concluded correctly that the induced I CC current in a part driven by the LVT part would be higher than the FCT device. The problem with this conclusion is that, from a system standpoint, I CC is only one of the two components of total system power dissipation that is affected by the selection of a level-shifter device. Figure 7 shows the total power dissipation of the same IDT split-rail device, the TI LVTH16245A, and the worst-case I CC (V OH = 3.1 V) plotted on the same vertical scale. 1200 IDT FCT164245 1000 Power Dissipation mw 800 600 400 200 TI LVTH16245A Worst-Case ICC 0 0 10 20 30 Frequency MHz 40 50 Figure 7. Total-System Power-Dissipation Impact From Figure 7, it can be seen that, even if a split-rail device pulls all the way to the 5-V rail (which the IDT part does not), the power savings in I CC is more than offset by the huge switching currents that the split rail draws from the 5-V rail. More Savings Are Possible Some systems use a means of power savings known as partial power down. In partial power-down mode, a system basically shuts off the V CC to some unused circuits during inactivity, thus eliminating even low standby currents. All of the members of TI s LVT product line offer a parametric specification I off, which ensures that the output pins of the parts remain in the high-impedance state when the supply voltage is at 0 V. This prevents an inactive LVT device from dragging down the bus of an active part in the system and allows the LVT part to become a partition for the partially powered-down unused subsystem. The LVT device still functions as a level shifter and voltage translator when power is restored to the inactive subsystem. Another aspect of system power dissipation is the use of passive resistor pullups to keep a local bus from floating and causing damage to the devices on the bus. Pullups were sufficient for the older desktop systems where power consumption was not as much of a concern, but pullup resistors in portable equipment can have a serious impact on battery life and, as such, must be addressed. 6 Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems

Products like the LVTH16245A (and others) from TI have a circuit feature called a bus-hold cell (shown in Figure 8). This cell eliminates these passive components and all of the procurement costs, board space, bus parasitics, and power dissipation associated with them. This circuitry provides for a typical holding current at ±100 µa that is sufficient to overcome any CMOS-type leakages. Since this is an active circuit, it does take current approximately ±500 µa to toggle the state of the input. This current is negligible when compared to the magnitude of current that is needed to charge a capacitive load and does not affect the propagation delay of the driving output. Bus-Hold Input Cell I/O Pin Input Inverter Stage Figure 8. LVT Bus-Hold Cell Conclusion As an interface between a 5-V CMOS and a 3.3-V system, the split-rail level shifter with rail-to-rail output switching is a good choice. Both split-rail level shifters and 5-V-tolerant single 3.3-V V CC devices can be used for bidirectional data transfer between the 5-V LVTTL interface and 3.3-V systems. When optimizing the cost and power for a total system, many issues should be considered. A device that contributes less I CC power might not always contribute to more efficient system power consumption. Although the IDT FCT164245 had less I CC power contribution than the TI LVTH16245A, overall system power consumption was better with the LVTH16245A. Acknowledgment This application report was edited by Sagir Hasnain and David Yaeger in July 2002. Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems 7

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2002, Texas Instruments Incorporated